Stats

  • Locked Locked
  • Replies 9
  • Subscribers 126
  • Views 8121
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Netlist error

BARID

Greetings,

I'm a phd student in the rf design field. Usually (in my master formation at least) I used to work with cadence already installed and everything working perfectly from the beginning. 

However in the lab I'm working in I had to work with the it engineer to install everything from scratch.

the technology that we're working with is a new one Bicmos 55nm from Stmicroelectronics.

Currently I'm trying to simulate a schematic circuit in maestro and I have a netlist error. This is frustrating as it seems that I can't resolve this issue.

Begin Incremental Netlisting Apr 12 16:55:04 2024
ERROR (OSSHNL-116): Cannot descend into any of the views defined in the view list 'spectre cmos_sch cmos.sch schematic veriloga' specified
for library 'cmos065_rf' and cell 'npnxhs' for the instance 'Q0' in cell 'PA_cmos/inv/schematic'. Add
one of these views or modify the view list so that it contains an existing
view.

This is the error that I'm getting

Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.