Stats

Locked Locked
Replies 2
Subscribers 126
Views 1622
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Could anyone explain PSS+PAC simulation result of sampling circuit

Hi, the answer to my question is certainly trivial, I perform a PSS+PAC analysis to simulate the response of a sampling circuit made up of an ideal switch (RonSW=200 ohms) followed by a capacitance of CT=80pF. When the switch is continuously on, I obtain a cutoff frequency at -3dB of 10MHz which corresponds to the expected value while when the switch is clocked at the frequency of 50MHz the cutoff frequency is divided by two, i.e. 5MHz. I suspect that this is due to spectral aliasing but I do not understand the division by a factor of two of the bandwidth. Could anyone give me an explanation ?

Parents

Frank Wiedmann over 1 year ago

In the switched version, the current through the resistor is only flowing half of the time, so its resistance is effectively doubled. You might want to look up "state-space averaging".
Cancel
Vote Up 0 Vote Down

Cancel
fvoisin over 1 year ago in reply to Frank Wiedmann

Thank you very much Frank for your answer.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

fvoisin over 1 year ago in reply to Frank Wiedmann

Thank you very much Frank for your answer.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.