• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. ADE Schemetic simulation will not auto re-netlist Verilog...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 3829
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ADE Schemetic simulation will not auto re-netlist Verilog-A Module

SimbaG
SimbaG over 1 year ago

When I edit the Verilog-A module which referred in schemetic, the ADE simulation environment will not auto-update the netlist until I open the Verilog-A module -> Extract.

Seems like the Spectre will refer to the netlist.oa file rather than the .va file in the netlist cell view.

Is there a work around that auto update it? Should I consider use config view to do so?

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 1 year ago

    Spectre doesn't look at the netlist.oa - that will however impact the incremental netlist, so it's possible that it won't notice parameter or pin name changes etc and the instance won't get renetisted. Since however the netlist includes the path to the veriloga.va I wouldn't expect it to look at anything else. 

    Without knowing the specifics of what is going wrong, it's hard to say, but you quite frankly should never directly edit the file. That's not a supported flow.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 1 year ago

    Spectre doesn't look at the netlist.oa - that will however impact the incremental netlist, so it's possible that it won't notice parameter or pin name changes etc and the instance won't get renetisted. Since however the netlist includes the path to the veriloga.va I wouldn't expect it to look at anything else. 

    Without knowing the specifics of what is going wrong, it's hard to say, but you quite frankly should never directly edit the file. That's not a supported flow.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • SimbaG
    SimbaG over 1 year ago in reply to Andrew Beckett

    I edit it via Virtuoso Verilog-A Editor, and click save rather than extract.

    The simulation will not be updated based on new .va file. Until I click extract and re-run the simulation.

    Is there a way to notify incremental netlist that the .va file has been updated?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 1 year ago in reply to SimbaG

    You might try if the command-line option mentioned in https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V0000090zjSUAQ helps in your case.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information