• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. PAC is giving 0V at the output

Stats

  • Replies 1
  • Subscribers 126
  • Views 48
  • Members are here 0

PAC is giving 0V at the output

SA202512302438
SA202512302438 8 hours ago

I have designed a simple rectifier with a switch (switch from analogLib) that turns on when the output voltage (v_load) intersects the AC signal and and turns off when the signal from PWM generator (implemented as a vcvs comparator, comparing a ramp signal and a dc signal - v_cntrl) is low. PSS gives steady state waveforms as expected. However, PAC gives 0V at v_load. For PAC the source V_cntrl has its PAC magnitude set as 1.

Circuit schematic

Switch schematic

PSS time waveforms

Tools:
Spectre (R) Circuit Simulator
Version 23.1.0.362.isr5 64bit -- 26 Jan 2024

  • Cancel
  • Sign in to reply
  • SA202512302438
    SA202512302438 8 hours ago

    The voltages obtained at various nodes in the circuit after PAC are below

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information