• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. problem extracting the Cc netlist from Quantus

Stats

  • Replies 1
  • Subscribers 129
  • Views 60
  • Members are here 0

problem extracting the Cc netlist from Quantus

yogeshjaiswalCAD
yogeshjaiswalCAD 10 hours ago

Greetings Team,

Please help me to debug Quantus si.env issue 

I performed LVS using following file:

1. Pegasus LVS (GDS + Verilog)
2. LVS clean 

I am facing a problem extracting the Cc netlist from Quantus, as the following error message is appearing:

ERROR (LBRCXM-756): For extracted view output with transfer property function enabled by extview.trp file, ?cdloutRunDir '/home/jayashankar/proj/TestChip_tsmcN22/lvs_adc_curr_cdl' (or 'output_db -cdl_out_map_directory <name>') must contain file 'si.env', along with directories 'map' and 'ihnl'.

ERROR (LBRCXM-709): ***** Quantus terminated abnormally *****

Please help to fix this issue. I wanted to generate Cc exraction from LVS folder where i did  Pegasus LVS  clean using GDS + Verilog.

Thanks for your support & help!

Best regards,

Yogesh Jaiswal

  • Cancel
  • Sign in to reply
Parents
  • Andrew Beckett
    Andrew Beckett 9 hours ago

    Yogesh,

    See:

    • How to run Quantus with Extracted View or Smart View output when schematic or cdlout dir is not available
    • extview.trp file is missing and similar error messages listed below

    For extracted view generation, CDL netlist is really required, rather than using a Verilog netlist.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett 9 hours ago

    Yogesh,

    See:

    • How to run Quantus with Extracted View or Smart View output when schematic or cdlout dir is not available
    • extview.trp file is missing and similar error messages listed below

    For extracted view generation, CDL netlist is really required, rather than using a Verilog netlist.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information