• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. PVS LVS with added external netlist

Stats

  • Replies 0
  • Subscribers 129
  • Views 24
  • Members are here 0

PVS LVS with added external netlist

GBlasco
GBlasco 2 hours ago

Hi everyone,

I'm trying to run LVS check using PVS. I'd like to include an external netlist and don't seem to do it correctly. 

The PVS version is : 

Cadence PVS version 22.2 ISR2

The schematic is a simple transmission gate, including 2 inverter cells.

I have the netlist of the inverter and would like to attach it for the LVS check.

Here is a schreenshot of the schematic:

In the PVS LVS Run Submission Form, in "Input" section, I select DFII option for the schematic. 

To attach the inverter netlist, I selecte "Use Existing Include File". Here is a screenshot:

The include file looks as follows (real path ommitted here):

.include_spice "…file_path/inverter.spi"

Results show that the inverters are note recognized.

Any support on this would be highly appreciated.

Thanks!

  • Cancel
  • Sign in to reply

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information