Custom IC Design

Latest Posts

Discussion

error in named connections

Category: Custom IC Design

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 17244 views
Discussion

Tip of the Week: Rapid transient setup for switched-cap circuits

Category: Custom IC Design

By archive

$usertype
•
started over 18 years ago

0 replies • 14872 views
Discussion

incorporating a vendor power mosfet model in a spectre sim

Category: Custom IC Design

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 14703 views
Discussion

How to include a randon noise source in tran simulation??

Category: Custom IC Design

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 14918 views
Discussion

netlist error (invalid subcircuit)

Category: Custom IC Design

By archive

$usertype
•
started over 18 years ago

0 replies • 14180 views
Discussion

ac after tran

Category: Custom IC Design

By archive

$usertype
•
updated over 18 years ago by archive

3 replies • 15939 views
Discussion

Tip of the Week: Speed up SpectreRF noise sims

Category: Custom IC Design

By archive

$usertype
•
started over 18 years ago

0 replies • 14095 views
Discussion

Mismatch simulation in Spectre

Category: Custom IC Design

By archive

$usertype
•
updated over 18 years ago by archive

5 replies • 17844 views
Discussion

Leakage Current through spectre

Category: Custom IC Design

By archive

$usertype
•
updated over 18 years ago by archive

2 replies • 16886 views
Discussion

Simulating SOI circuit using Spectre

Category: Custom IC Design

By archive

$usertype
•
started over 18 years ago

0 replies • 13572 views
Discussion

Tip of the Week: Simplest ideal comparator

Category: Custom IC Design

By archive

$usertype
•
updated over 18 years ago by archive

2 replies • 22361 views
Discussion

Neocell setup wizard?

Category: Custom IC Design

By archive

$usertype
•
updated over 18 years ago by archive

6 replies • 16493 views
Discussion

Tip of the week: Rapidly save sets of simulation data

Category: Custom IC Design

By archive

$usertype
•
started over 19 years ago

0 replies • 13778 views
Discussion

Error while netlisting in UltrasimVerilog

Category: Custom IC Design

By archive

$usertype
•
started over 19 years ago

0 replies • 13471 views
Discussion

SDL flow crash in 6.1?

Category: Custom IC Design

By archive

$usertype
•
updated over 19 years ago by archive

1 replies • 14302 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.