Custom IC Design

Latest Posts

Discussion

maestro - AMS simulation - IE Card setup - tolerance/simulation error

Category: Custom IC Design

By michael10

$usertype
•
updated over 5 years ago by Saloni Chhabra

1 replies • 3071 views
Discussion

Limit License usage (not number of jobs)

Category: Custom IC Design

By HoWei

$usertype
•
updated over 5 years ago by Frank Wiedmann

4 replies • 16380 views
Discussion

DCop inconsistency

Category: Custom IC Design

By Ahmed Okasha

$usertype
•
updated over 5 years ago by Andrew Beckett

10 replies • 17650 views
Discussion

Discontinuity on DC Temperature Sweep for low temperature

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 5 years ago by Andrew Beckett

8 replies • 17542 views
Discussion

Set default simulator to Spectre X

Category: Custom IC Design

By switchy

$usertype
•
updated over 5 years ago by switchy

2 replies • 13771 views
Discussion

Plot horizontal line (e.g. limit line) in ViVa

Category: Custom IC Design

By HoWei

$usertype
•
updated over 5 years ago by HoWei

2 replies • 14817 views
Discussion

Is there some way to calculate power consumption of blocks in a schematic automatically?

Category: Custom IC Design

By BaaB

$usertype
•
started over 5 years ago

0 replies • 12861 views
Discussion

bindkey to open calibre nmDRC & nmLVS & PEX

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 1562 views
Discussion

Plot using waveVsWave function

Category: Custom IC Design

By Pedro Cardoso

$usertype
•
updated over 5 years ago by Pedro Cardoso

3 replies • 16970 views
Discussion

Noise Contribution and Simulation in Cadence.

Category: Custom IC Design

By Yasir Shafi

$usertype
•
updated over 5 years ago by FormerMember

1 replies • 15564 views
Discussion

Spectre model aliasing

Category: Custom IC Design

By CSCNalu

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13692 views
Discussion

would it be possible to copy a component or block inside a symbol when you descend into a block and copy it out?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 15536 views
Discussion

Setting PVS for DRC and LVS (tsmcN28)

Category: Custom IC Design

By snezana111

$usertype
•
updated over 5 years ago by jdimov

3 replies • 24964 views
Discussion

Assura QRC error

Category: Custom IC Design

By 24VS

$usertype
•
started over 5 years ago

0 replies • 12646 views
Discussion

Finfet Stacked CMOS oppoint problem

Category: Custom IC Design

By JoshuaXiang

$usertype
•
updated over 5 years ago by JoshuaXiang

1 replies • 13943 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.