Custom IC Design

Latest Posts

Discussion

AWD results plot/update causes spectre to slow to a crawl

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

2 replies • 1458 views
Discussion

error in named connections

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

1 replies • 16075 views
Discussion

Tip of the Week: Rapid transient setup for switched-cap circuits

Category: Custom IC Design

By archive
•
started over 18 years ago

0 replies • 13799 views
Discussion

incorporating a vendor power mosfet model in a spectre sim

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

1 replies • 13626 views
Discussion

How to include a randon noise source in tran simulation??

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

1 replies • 13908 views
Discussion

netlist error (invalid subcircuit)

Category: Custom IC Design

By archive
•
started over 18 years ago

0 replies • 13232 views
Discussion

ac after tran

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

3 replies • 14753 views
Discussion

Tip of the Week: Speed up SpectreRF noise sims

Category: Custom IC Design

By archive
•
started over 18 years ago

0 replies • 13079 views
Discussion

Mismatch simulation in Spectre

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

5 replies • 16477 views
Discussion

Leakage Current through spectre

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

2 replies • 15714 views
Discussion

Simulating SOI circuit using Spectre

Category: Custom IC Design

By archive
•
started over 18 years ago

0 replies • 12654 views
Discussion

Tip of the Week: Simplest ideal comparator

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

2 replies • 20692 views
Discussion

Neocell setup wizard?

Category: Custom IC Design

By archive
•
updated over 18 years ago by archive

6 replies • 15131 views
Discussion

Tip of the week: Rapidly save sets of simulation data

Category: Custom IC Design

By archive
•
started over 18 years ago

0 replies • 12772 views
Discussion

Error while netlisting in UltrasimVerilog

Category: Custom IC Design

By archive
•
started over 18 years ago

0 replies • 12611 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.