Custom IC Design

Latest Posts

Discussion

How to deal with multiple Vsupplys in AMS IE-Card

Category: Custom IC Design

By SpiceMonkey
•
started 9 months ago

0 replies • 2009 views
Discussion

Clarification on Simulation Failures with Max. Jobs > 1 in ADE Assembler

Category: Custom IC Design

By baltaci
•
started 9 months ago

0 replies • 724 views
Discussion

How to run Assura Open Run from the command line?

Category: Custom IC Design

By LoVyacheslavvVEMs
•
started 9 months ago

0 replies • 1991 views
Discussion

Clicking Check and Save in Verilog Editor of Virtuoso returns error 'Extract Failed for Cellview"

Category: Custom IC Design

By DK202409295316
•
started 9 months ago

0 replies • 1245 views
Discussion

Celsius CFD Crashing after clicking simulation button

Category: Custom IC Design

By HSDROP
•
started 9 months ago

0 replies • 1936 views
Discussion

How to Set Up a Config View to Easily Switch Between Schematic and Calibre of DUT for Multiple Testbenches?

Category: Custom IC Design

By Meraj Ahmad
•
updated 9 months ago by Meraj Ahmad

2 replies • 3571 views
Discussion

AMS simvision cannot load big psf.trn

Category: Custom IC Design

By gkasap92
•
started 9 months ago

0 replies • 2077 views
Discussion

Force virtuoso (Layout XL) to NOT create warning markers in design

Category: Custom IC Design

By CSCNalu
•
updated 9 months ago by RobMan

2 replies • 3189 views
Discussion

Characterization of Full adder that use transmission gates using liberate

Category: Custom IC Design

By TM20240913386
•
updated 9 months ago by TM20240913386

1 replies • 2490 views
Discussion

error when generating snp files from a variable

Category: Custom IC Design

By TommasoF
•
updated 9 months ago by TommasoF

3 replies • 2686 views
Discussion

ddt VerilogA usage

Category: Custom IC Design

By AndreaD
•
started 9 months ago

0 replies • 2295 views
Discussion

Display Resource Editor: Different Colors for Schematic and Layout Axis

Category: Custom IC Design

By sgcad
•
updated 10 months ago by sgcad

3 replies • 3323 views
Discussion

Quantus not running an returning error with no description

Category: Custom IC Design

By Awab
•
updated 10 months ago by ConradJ

1 replies • 3370 views
Discussion

How to get maximum value of s11 Trace

Category: Custom IC Design

By NS202408066722
•
updated 10 months ago by NS202408066722

2 replies • 2467 views
Discussion

Author and library name in sheet border

Category: Custom IC Design

By DomiHammerfall
•
updated 10 months ago by DomiHammerfall

2 replies • 2824 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.