Custom IC Design

Latest Posts

Discussion

implement random freq domain transfer function

Category: Custom IC Design

By Karev11
•
updated over 1 year ago by nrk1

2 replies • 5524 views
Discussion

Flatten exclude specific library

Category: Custom IC Design

By Duc Loc
•
updated over 1 year ago by Duc Loc

2 replies • 5014 views
Discussion

Bias setting of spectre

Category: Custom IC Design

By shareemotion
•
updated over 1 year ago by Andrew Beckett

1 replies • 4677 views
Discussion

Requirements for Spectre X GPU

Category: Custom IC Design

By MorningAfternoon
•
updated over 1 year ago by Andrew Beckett

1 replies • 5289 views
Discussion

Cannot compile ahdlcmi library

Category: Custom IC Design

By ZpyIC123
•
started over 1 year ago

0 replies • 4502 views
Discussion

Jitter function

Category: Custom IC Design

By Nalaeg
•
updated over 1 year ago by ShawnLogan

5 replies • 9169 views
Discussion

Monte-Carlo mean included in expressions

Category: Custom IC Design

By Svilen64
•
updated over 1 year ago by Andrew Beckett

7 replies • 6403 views
Discussion

Mutiport simulation using ADE-XL or ADE-L

Category: Custom IC Design

By Oliverz1206
•
updated over 1 year ago by Andrew Beckett

1 replies • 4950 views
Discussion

Cadence EMX: Top Shield Definition in .proc File

Category: Custom IC Design

By MtHopper
•
started over 1 year ago

0 replies • 4954 views
Discussion

Changing Default Symbol Pin Type

Category: Custom IC Design

By sgcad
•
updated over 1 year ago by sgcad

6 replies • 8137 views
Discussion

Interconnect the wires of particular nodes of schematic in array

Category: Custom IC Design

By rtyuy
•
updated over 1 year ago by rtyuy

2 replies • 5094 views
Discussion

INPUT OF CADENCE SCHEMATIC FROM CODE (SUCH AS VERILOG ETC)

Category: Custom IC Design

By rtyuy
•
updated over 1 year ago by Andrew Beckett

3 replies • 6322 views
Discussion

Netlist without using meastro / ade

Category: Custom IC Design

By idann
•
updated over 1 year ago by idann

3 replies • 5412 views
Discussion

PAC simulation issue, "No valid time points are specified"

Category: Custom IC Design

By FV031
•
updated over 1 year ago by Andrew Beckett

3 replies • 1432 views
Discussion

Simulation progress status gone in ADE Explorer (IC6.1.8-64b.500.25)

Category: Custom IC Design

By George Hariman
•
updated over 1 year ago by ShawnLogan

4 replies • 6388 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.