Custom IC Design

Latest Posts

Discussion

Assura LVS not running

Category: Custom IC Design

By BahaaRadi

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14279 views
Discussion

How can the contents of the ADE XL rdb be loaded?

Category: Custom IC Design

By RobinJC

$usertype
•
updated over 6 years ago by FrankKK

9 replies • 18691 views
Discussion

how can I hierarchically place the flatten top level

Category: Custom IC Design

By SatendraMaurya

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14522 views
Discussion

Display controls for path and vias

Category: Custom IC Design

By Merf

$usertype
•
updated over 6 years ago by Merf

6 replies • 15005 views
Discussion

Do I delete my PVT data via Re-run Unfinished/Error Points in ade-xl

Category: Custom IC Design

By monglebest

$usertype
•
started over 6 years ago

0 replies • 1377 views
Discussion

Decap Cells

Category: Custom IC Design

By ankiit

$usertype
•
started over 6 years ago

0 replies • 13079 views
Discussion

ERROR: The subckt `NMOS_X' is being redefined

Category: Custom IC Design

By bitIIS31466

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 1823 views
Discussion

FSDB support in Results Browser / ocean openResults() function

Category: Custom IC Design

By radustoica

$usertype
•
updated over 6 years ago by radustoica

2 replies • 15855 views
Discussion

how to set libmanager open automatically as ciw

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 6 years ago by skillUser

3 replies • 16328 views
Discussion

Convergence error working with compMacro model from the functional library

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 6 years ago by FormerMember

5 replies • 6462 views
Discussion

ERROR (OSSHNL-109)

Category: Custom IC Design

By bitan1990

$usertype
•
updated over 6 years ago by Andrew Beckett

7 replies • 22249 views
Discussion

Unable to run Spectre181 on Ubuntu16.04 -- GCC Version mismatch

Category: Custom IC Design

By VLSI lab IITB

$usertype
•
updated over 6 years ago by VLSI lab IITB

2 replies • 2221 views
Discussion

Accessing temperature in an AMS simulation

Category: Custom IC Design

By NickA

$usertype
•
updated over 6 years ago by NickA

3 replies • 15927 views
Discussion

Monte Carlo simulation errors

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 6 years ago by UUinfini

4 replies • 15563 views
Discussion

Virtuoso Layout XL Suite - Generating all from source

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 4587 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.