Custom IC Design

Latest Posts

Discussion

Saving Internal Junction Temperature of VBIC Bipolar Transistor Model

Category: Custom IC Design

By sgcad

$usertype
•
updated over 1 year ago by sgcad

5 replies • 5453 views
Discussion

How can I take a real value and assign it to a node in this case the output port of my module

Category: Custom IC Design

By Wasif Absar

$usertype
•
updated over 1 year ago by Wasif Absar

2 replies • 4204 views
Discussion

ADC Verification Workshop link is showing as retired,can I get this content, please

Category: Custom IC Design

By RanjithD

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 1394 views
Discussion

AOP Netlisting failed because of errors in callback

Category: Custom IC Design

By Monarch03116

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 3877 views
Discussion

How to get an I-V curve like this?

Category: Custom IC Design

By Doronzzz

$usertype
•
updated over 1 year ago by Frank Wiedmann

5 replies • 4834 views
Discussion

Run multiple same type analysis in IC 23.1 ADE

Category: Custom IC Design

By SimbaG

$usertype
•
updated over 1 year ago by Andrew Beckett

5 replies • 5858 views
Discussion

Spectre X Transient Simulation Discrepancy vs. Spectre APS

Category: Custom IC Design

By jacob.sillman

$usertype
•
updated over 1 year ago by jacob.sillman

4 replies • 5559 views
Discussion

Source setlist references but does not define...

Category: Custom IC Design

By gsciller

$usertype
•
updated over 1 year ago by gsciller

2 replies • 4322 views
Discussion

Using _ansCdlSubcktCall to netlist but inherited sub pin not netlisting

Category: Custom IC Design

By rglenf

$usertype
•
updated over 1 year ago by rglenf

2 replies • 1062 views
Discussion

setting "max_approach_step" parameter

Category: Custom IC Design

By anwx

$usertype
•
updated over 1 year ago by anwx

3 replies • 4094 views
Discussion

Copied layout always refers to the old physConfig

Category: Custom IC Design

By RuihW

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 4374 views
Discussion

Reuse DC solution from a specific corner in one test in the same corner of a different test

Category: Custom IC Design

By Analog Pete

$usertype
•
updated over 1 year ago by Analog Pete

7 replies • 5808 views
Discussion

Analysis (stb): phase plots shows reversal i.e. phase plot starting from 0 degree

Category: Custom IC Design

By BitanMallik

$usertype
•
updated over 1 year ago by Frank Wiedmann

1 replies • 4422 views
Discussion

load skill file without starting Virtuoso but use Virtuoso API.

Category: Custom IC Design

By Maple Oven

$usertype
•
updated over 1 year ago by RobMan

1 replies • 4212 views
Discussion

Mismatch current Parameters for 65nm TSMC technology

Category: Custom IC Design

By Phd SA88

$usertype
•
updated over 1 year ago by DomiHammerfall

1 replies • 5265 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.