• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    A problem with wire extension in soc encounter and seultra

    Category: Custom IC Design

    By Renee

    $usertype

    •

    started over 17 years ago

    0 replies • 13899 views
  • Discussion

    Creating new library in Virtuoso IC60

    Category: Custom IC Design

    By ashraf

    $usertype

    •

    updated over 17 years ago by Riad KACED

    1 replies • 15579 views
  • Discussion

    how to close/destroy a window in Ocean scripts?

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 2316 views
  • Discussion

    Hierarchical Design Flow

    Category: Custom IC Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13896 views
  • Discussion

    SOC Encounter ICFB Mismatch

    Category: Custom IC Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13790 views
  • Discussion

    Turn off the noise of a single Tansistor

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 15346 views
  • Discussion

    LVS + no connect pin

    Category: Custom IC Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 17271 views
  • Discussion

    divider spurs

    Category: Custom IC Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 14178 views
  • Discussion

    Net_nwell net_welltap DRC error

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 16788 views
  • Discussion

    Addition of source with know statistical data

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 17551 views
  • Discussion

    spectre save statement wildcards

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 15870 views
  • Discussion

    no info files in spectreS

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14197 views
  • Discussion

    "simulation data not available" problem

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 11378 views
  • Discussion

    Cadence virtuoso symbol including schematic

    Category: Custom IC Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 14351 views
  • Discussion

    Diva errors.

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    6 replies • 16992 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information