Custom IC Design

Latest Posts

Discussion

Print high-resolution layout image in cadence virtuoso

Category: Custom IC Design

By srour
•
updated over 4 years ago by Andrew Beckett

3 replies • 14294 views
Discussion

Abstract generator gdsii file import problem

Category: Custom IC Design

By Dinesh Varma4
•
updated over 4 years ago by Quek

6 replies • 15588 views
Discussion

[LVS Error] Missing ME1_PSUB via

Category: Custom IC Design

By iamKarthikBK
•
updated over 4 years ago by iamKarthikBK

9 replies • 14082 views
Discussion

What is the difference between pmos, pmoshiv, pmos3, and pmostie in Cadence gpdk018?

Category: Custom IC Design

By SimbaG
•
updated over 4 years ago by SimbaG

2 replies • 12170 views
Discussion

Netlisting flowchart postFunc called multiple times with Assembler & ICRP job control

Category: Custom IC Design

By smikes
•
updated over 4 years ago by Andrew Beckett

1 replies • 1007 views
Discussion

Dynamic tolerance with Spectre X?

Category: Custom IC Design

By smikes
•
updated over 4 years ago by Andrew Beckett

1 replies • 11788 views
Discussion

How to combine two procedure syntax and use by bindkey layer?

Category: Custom IC Design

By toyakoyosu
•
updated over 4 years ago by Andrew Beckett

3 replies • 10935 views
Discussion

Controlling the displayed number of floating decimals in the DC operating point

Category: Custom IC Design

By Javier Beloso
•
updated over 4 years ago by Javier Beloso

2 replies • 13197 views
Discussion

Setting for setting the analog stimuli

Category: Custom IC Design

By sidm
•
updated over 4 years ago by sidm

4 replies • 14030 views
Discussion

How to move symbol origin for only SOME instances

Category: Custom IC Design

By Ahmed A Elsayed
•
updated over 4 years ago by Ahmed A Elsayed

3 replies • 11933 views
Discussion

dynamic stop time in transient analysis

Category: Custom IC Design

By Hazem Al Indari
•
updated over 4 years ago by Marc Heise

5 replies • 14909 views
Discussion

No such feature exists. error from lmutil lmdiag command

Category: Custom IC Design

By Layne Bunker
•
updated over 4 years ago by Frank Wiedmann

2 replies • 12155 views
Discussion

DSPF cellview in Hierarchy Editor will be always netlisted with "subcircuit" model name

Category: Custom IC Design

By ZoltanT
•
updated over 4 years ago by ZoltanT

7 replies • 4975 views
Discussion

Stretching multiple layout wires at once

Category: Custom IC Design

By hesaliveJim
•
updated over 4 years ago by Andrew Beckett

4 replies • 13374 views
Discussion

Defining supply voltage (and basic connect rules) for digital block for runams

Category: Custom IC Design

By jehh
•
updated over 4 years ago by jehh

2 replies • 12277 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.