Custom IC Design

Latest Posts

Discussion

how to varies the threshold voltage for mos transistor??

Category: Custom IC Design

By vishnu4830

$usertype
•
updated over 9 years ago by DeeMJ

7 replies • 23725 views
Discussion

Netlist schematic to Verilog: Preserve "var real" port type across entire netlist

Category: Custom IC Design

By jyang4

$usertype
•
started over 9 years ago

0 replies • 1340 views
Discussion

Virtuoso Layout Editor net highlighting

Category: Custom IC Design

By apple419

$usertype
•
updated over 9 years ago by apple419

2 replies • 16686 views
Discussion

test vector creation for ATE

Category: Custom IC Design

By apple419

$usertype
•
updated over 9 years ago by apple419

4 replies • 17697 views
Discussion

Abstract Generator: Terminals not accessible, off-grid pins

Category: Custom IC Design

By marten

$usertype
•
updated over 9 years ago by marten

1 replies • 15331 views
Discussion

middle-of-line (MOL) layers

Category: Custom IC Design

By vishnu4830

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14134 views
Discussion

Exporting values of resistances and currents to a text file

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13737 views
Discussion

Setting snap grid spacings

Category: Custom IC Design

By J Wilwert

$usertype
•
updated over 9 years ago by Andrew Beckett

6 replies • 23180 views
Discussion

IC61x vs ICADV12x

Category: Custom IC Design

By aceduke

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15339 views
Discussion

Incorrect device parameters (as, ad, ps, pd) extracted by calibre PEX

Category: Custom IC Design

By ntang

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15021 views
Discussion

diva extract set switches error

Category: Custom IC Design

By sdineshkumar

$usertype
•
updated over 9 years ago by Andrew Beckett

6 replies • 17236 views
Discussion

Problem after cdb2oa translation

Category: Custom IC Design

By DevB

$usertype
•
updated over 9 years ago by DevB

1 replies • 13914 views
Discussion

Verilog-A transition filter warning from spectre

Category: Custom IC Design

By CTDSM

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 16329 views
Discussion

Problem with Calibre LVS_ IC6

Category: Custom IC Design

By tahm

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 3417 views
Discussion

Voltage out to next stage- cadence and verilogA

Category: Custom IC Design

By Nishtha Sharma

$usertype
•
started over 9 years ago

0 replies • 523 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.