• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Can't use direct plot

    Category: Custom IC Design

    By minci minci

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 3010 views
  • Discussion

    Assura dataAuditErrors

    Category: Custom IC Design

    By klchiang klchiang

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 13677 views
  • Discussion

    Using ADE design variable from Calculator

    Category: Custom IC Design

    By gsimard gsimard

    •

    updated over 15 years ago by skillUser

    1 replies • 21477 views
  • Discussion

    Question regarding the bulk terminal of NMOS

    Category: Custom IC Design

    By tester tester

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 13975 views
  • Discussion

    incomplete nets

    Category: Custom IC Design

    By tester tester

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 13620 views
  • Discussion

    Assura - directing the output

    Category: Custom IC Design

    By J Wilwert J Wilwert

    •

    updated over 15 years ago by Quek

    3 replies • 990 views
  • Discussion

    Spectre stability analysis

    Category: Custom IC Design

    By wighou wighou

    •

    updated over 15 years ago by wighou

    2 replies • 18730 views
  • Discussion

    Switching between simulations

    Category: Custom IC Design

    By mhgc mhgc

    •

    updated over 15 years ago by Quek

    1 replies • 12668 views
  • Discussion

    Net Name conflict in Virtuoso XL (layout vs. schematic)

    Category: Custom IC Design

    By jimstuy jimstuy

    •

    updated over 15 years ago by Quek

    1 replies • 15248 views
  • Discussion

    LVS errors

    Category: Custom IC Design

    By tester tester

    •

    updated over 15 years ago by Quek

    3 replies • 13487 views
  • Discussion

    Multiple Model Files

    Category: Custom IC Design

    By Karo Karo

    •

    updated over 15 years ago by Andrew Beckett

    3 replies • 13698 views
  • Discussion

    Using Skill to get a list of all possible layout layers

    Category: Custom IC Design

    By J Wilwert J Wilwert

    •

    updated over 15 years ago by J Wilwert

    2 replies • 14802 views
  • Discussion

    creating datasheets with ADE-XL

    Category: Custom IC Design

    By vivkr vivkr

    •

    updated over 15 years ago by Andrew Beckett

    3 replies • 15369 views
  • Discussion

    running simulations over different corners

    Category: Custom IC Design

    By archive archive

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 13169 views
  • Discussion

    Anyone done trim-and-sim with Monte Carlo?

    Category: Custom IC Design

    By swdesigner swdesigner

    •

    updated over 15 years ago by MarkSummers

    9 replies • 16842 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information