Custom IC Design

Latest Posts

Discussion

verilogA timestep dynamic management

Category: Custom IC Design

By Fabb

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 18920 views
Discussion

From ideal switch to CMOS transitor switch

Category: Custom IC Design

By Jaikrishnan

$usertype
•
updated over 5 years ago by Jaikrishnan

4 replies • 18942 views
Discussion

Export regulation when taping out through an oversea foundry

Category: Custom IC Design

By Pathwave

$usertype
•
started over 5 years ago

0 replies • 12831 views
Discussion

Building up array of instances

Category: Custom IC Design

By Nicolas Callens

$usertype
•
updated over 5 years ago by Nicolas Callens

4 replies • 19746 views
Discussion

How to find the transient operating point of MOS device while simulating extracted netlist

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 5 years ago by Andrew Beckett

13 replies • 18008 views
Discussion

Quantus QRC generates "nan" valued resistors. Spectre throws an error and halts simulation

Category: Custom IC Design

By magal

$usertype
•
updated over 5 years ago by magal

2 replies • 1584 views
Discussion

MC simulation results of copied-but-equal cells are different

Category: Custom IC Design

By HoWei

$usertype
•
updated over 5 years ago by HoWei

2 replies • 13298 views
Discussion

Spectre or Symbol View

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 14467 views
Discussion

Regarding including .sp file in cdl

Category: Custom IC Design

By skillEater

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 14114 views
Discussion

How to know the END of a Spectre Simulation fired in the Linux terminal.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 5 years ago by RFStuff

2 replies • 13970 views
Discussion

verilogA encryption for spectre

Category: Custom IC Design

By Fabb

$usertype
•
updated over 5 years ago by Amar Kumar

13 replies • 21136 views
Discussion

convert schematics or simulation results to PDF

Category: Custom IC Design

By tyanata

$usertype
•
updated over 5 years ago by John Barth

20 replies • 24417 views
Discussion

pnoise_pmjitter missing when running sweeps

Category: Custom IC Design

By Martin Cochet

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 14972 views
Discussion

LVS Error

Category: Custom IC Design

By RakeshPRG

$usertype
•
started over 5 years ago

0 replies • 13809 views
Discussion

Maximum resistance of the lines

Category: Custom IC Design

By rafaelon

$usertype
•
started over 5 years ago

0 replies • 12729 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.