Stats

  • Locked Locked
  • Replies 6
  • Subscribers 90
  • Views 14389
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to reduce power dissipation in deep submicron....

archive

Hi all,

please can anybody give me information about power analysis in the deep submicron technology.


Originally posted in cdnusers.org by mahecadence
Parents
  • archive

    RC (RTL Compiler) can estimate power with RTL or synthesized netlist. You can use estimated switching activity or actual switching activity (from VCD, TCF, or SAIF files). In the CPF file, you will specify the power domains (on and off) and supply voltage(s) (which library to use). And yes, you can have different voltages for different blocks. This is known as MSV (Multiple Supply Voltage).

    For what-if analysis, you can code up different CPF files for different power architectures. This will help you determine the optimum power architecture very easily and quickly.

    Since power, timing, and area are all related, RC has the synthesis engine to give you an accurate estimate of all three parameters in one run. After all, it doesn't matter how good the power estimate is if you can't meet timing or exceed your die size.

    You should take a look at Brad Miller's excellent power estimation article at http://www.eetimes.com/news/design/showArticle.jhtml?articleID=201805258 . Please reply if you have any questions.

    Luke


    Originally posted in cdnusers.org by lukelang
Reply
  • archive

    RC (RTL Compiler) can estimate power with RTL or synthesized netlist. You can use estimated switching activity or actual switching activity (from VCD, TCF, or SAIF files). In the CPF file, you will specify the power domains (on and off) and supply voltage(s) (which library to use). And yes, you can have different voltages for different blocks. This is known as MSV (Multiple Supply Voltage).

    For what-if analysis, you can code up different CPF files for different power architectures. This will help you determine the optimum power architecture very easily and quickly.

    Since power, timing, and area are all related, RC has the synthesis engine to give you an accurate estimate of all three parameters in one run. After all, it doesn't matter how good the power estimate is if you can't meet timing or exceed your die size.

    You should take a look at Brad Miller's excellent power estimation article at http://www.eetimes.com/news/design/showArticle.jhtml?articleID=201805258 . Please reply if you have any questions.

    Luke


    Originally posted in cdnusers.org by lukelang
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.