Stats

Locked Locked
Replies 15
Subscribers 94
Views 26759
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

clock tree synthesis.

How should i manage CTS efficiently. I need to know what all things should be taken care in the clock tree sppecification file for an optimized clock tree. I usually create the .ctsch file from the tool itself. I just used to give the clock buffer and clock inverter foot prints for the purpose. Will this much information create the clock tree in an efficient way? if not please give me some tips to improve my clock tree. thanks gops.

Parents

vive over 13 years ago

Hi Carl
when we use exclude pin we are fixing only data tran and fanout there and no skew. Why do i want to fix tran but no skew ? Pls clarify
Cancel
Vote Up 0 Vote Down

Cancel

Reply

vive over 13 years ago

Hi Carl
when we use exclude pin we are fixing only data tran and fanout there and no skew. Why do i want to fix tran but no skew ? Pls clarify
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.