• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Verification tools

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 91
  • Views 13623
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Verification tools

gops
gops over 16 years ago
Is it not required to do ERC and antenna checks for digital implementation? In encounter we usually do metal filling. I think the purpose is to reduce antenna effect. can some body explain why we use metal filling. Is it a must for all technology nodes or is it required at 90nm and below?
  • Cancel
Parents
  • Kari
    Kari over 16 years ago

     ERC and antenna checks are usually part of the signoff DRC/LVS decks for the process. So yes, you do check these for digital implementation.

    Metal fill doesn't have anything to do with process antennas. Only metal connected to the gate will be part of a process antenna. Metal fill is more for manufacturing and yield. The rules for metal fill will depend on the technology and can be found in the design rule manual. Sometimes it is up to the chip designer to add the metal fill, but in other cases, the foundry prefers to add it themselves. Check with your foundry to be sure. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kari
    Kari over 16 years ago

     ERC and antenna checks are usually part of the signoff DRC/LVS decks for the process. So yes, you do check these for digital implementation.

    Metal fill doesn't have anything to do with process antennas. Only metal connected to the gate will be part of a process antenna. Metal fill is more for manufacturing and yield. The rules for metal fill will depend on the technology and can be found in the design rule manual. Sometimes it is up to the chip designer to add the metal fill, but in other cases, the foundry prefers to add it themselves. Check with your foundry to be sure. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information