Stats

  • Locked Locked
  • Replies 3
  • Subscribers 92
  • Views 19626
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generating a LEF file from a layout

Usuomi

 Hey all-

I need to export my layout as a LEF file.  I have used CIW>File>Export...>.  When the "Virtuoso LEF Out" menu comes up I try to specify the layout cell from which to export a LEF file.  I choose "Pattern Match" at the bottom of the screen.  Then I type the name of library/cell/view (i.e. libraryTemp/adderTemp/layout). 

 I think that putting an abstract view instead of "layout" is correct.  Is this true that I need an abstract view if I want to use the LEF file in an automated layout (Magma)? 

Thanks,
Matthew

 

 

 

 

  • I usually use abstract views to create LEF file.  However, in my understanding, "Pattern Match" is used only for generating cell list file purpose and  any string pattern should be ok. At least, it was ok for me and I did get a cell list file (see your "Cell List File Name" field for the file name) with lines like "libName cellName viewName" in the file.    Tongju

  •  Hi Matthew,

    I just tried this with a layout view and I got a valid lefout.list file. However, the pattern match function is really meant for generating a lefout.list file for a lot of cells. If you are just outputing one cell, you can make your own lefout.list file with just that cell. The format is:

    libname cellname viewname

    - Kari 

  • Hi Tongju ,

     

    I created an inverter layout(using gpdk180 technology) from schematic(no DRC error ,no LVS error ) still on running abstract generator I am getting the error

    (ABS-216): There are insufficient metal layers defined in the current design. You must define at least two metal layers in the validLayers subsection of LEFDefaultRouteSpec  constraint group of the technology file. These layers must have the layer function "metal" in the functions section.

     (ABS-218): There are no vias specified in the technology file. Ensure that the selected constraint group has a ValidVias section or at least one via is specified in the standardViaDefs subsection of the viaDefs section in the technology file.

    I repeated the layout this time maually(not from schematic ,no drc error ,no lvs error).Still getting the same errors.

    Can you suggest me what went wrong.

     

    Thanks

    gentle

     

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.