• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Timing problems in multi cycle paths after partitioning

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 91
  • Views 17332
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Timing problems in multi cycle paths after partitioning

CT1Student
CT1Student over 16 years ago

Hi everyone!

I have a path (reg2out) that initiates in a partition and then goes to the top level and, finally, to an output. So far so good, but the problem is that there is no phase shift and no cycle adjustment (this is a multi cycle path and the launch and the capture  with two different clock domains), just a big external delay and if I put it to zero I am not able to meet timing. And the required time is negative.

This problem happened to others kinds (in2reg ...)off paths also.  As far I see, this is only happing for the multi cycle paths.

 

This path in the chip top is meeting time and have no problems, just after partitioning this is happening.

 

Do you have any ideas that may explain this problem, deal with, fix it, etc?

Best Regards. 

 

  • Cancel
Parents
  • Scrivner
    Scrivner over 16 years ago

    CT1Student said:

    The constraints generated in timing budget just have the clocks “ clk1” and “clk2”and output delays. No multicycle path definition.

     

    Ok - I misunderstood the specifics of the problem. But now I see that the issue appears to be in the generation of the timing budget constraints. I'm sorry, but this is out of my area of knowledge. In fact, I am also having issues with timing budget constraints generated for partitions. I had to submit a service request and am now working with a Cadence applications engineer on the problem.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Scrivner
    Scrivner over 16 years ago

    CT1Student said:

    The constraints generated in timing budget just have the clocks “ clk1” and “clk2”and output delays. No multicycle path definition.

     

    Ok - I misunderstood the specifics of the problem. But now I see that the issue appears to be in the generation of the timing budget constraints. I'm sorry, but this is out of my area of knowledge. In fact, I am also having issues with timing budget constraints generated for partitions. I had to submit a service request and am now working with a Cadence applications engineer on the problem.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information