• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. A problem with a BlackBox

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 91
  • Views 19333
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

A problem with a BlackBox

meri
meri over 16 years ago

 Hi! I'm using a RAM of the AMS in my digital circuit. 

I've defined a blockbox with the line:  setImportMode -treatUndefinedCellAsBbox 1, and now I'm trying to load its floorPan (because I would like to see in the layout the metal of this block). These are the errors and warnings (they appears either if I load the floorPlan before then after defining the floorplan of the whole circuit):

**ERROR: Die Area is not defined
**WARN: Design Area's lower left corner is not on manufacture grid.
**WARN: Design Area's upper right corner is not on manufacture grid.
**ERROR: Incorrect width (0.00000)

Thanks a lot! 

 

  • Cancel
Parents
  • Kari
    Kari over 16 years ago

     Meri,

    You would only use a .fp file of the RAM if you are currently designing the RAM itself in Encounter. If the RAM is a macro in your block or chip, all the physical info is represented by the LEF file. It still sounds like the blockages aren't right. Look inside the RAM LEF for the OBS section. Do you see anything there?

    As for the DRC issues, it's hard to know what's going on without a picture. When you say antenna violations, do you mean process antennas or geometry antennas? It sounds like you mean geometry antennas.

    - Kari

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kari
    Kari over 16 years ago

     Meri,

    You would only use a .fp file of the RAM if you are currently designing the RAM itself in Encounter. If the RAM is a macro in your block or chip, all the physical info is represented by the LEF file. It still sounds like the blockages aren't right. Look inside the RAM LEF for the OBS section. Do you see anything there?

    As for the DRC issues, it's hard to know what's going on without a picture. When you say antenna violations, do you mean process antennas or geometry antennas? It sounds like you mean geometry antennas.

    - Kari

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information