Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 13482
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Question about verify errros of Abstract Generator

Zhou Zhao
I plan to build up a std lib using AMIS 0.5um tech. The schematic and layout of std cells are designed in IC 5.1.41. I use the Abstract Generator to generate the LEF of std lib. All stages including pin, extract, and abstract are passed without errors. However, there are three errors in verify stage shown below.

ERROR (ABS-1069): Cell pllclk: Encounter: Could not open shared library liboax22.so : /cad/cds/SOC62/tools.lnx86/lib/liboax22.so: undefined symbol: _ZN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj0EE13onPreOpenLibsEPS1_.

ERROR (ABS-1069): Cell pllclk: Encounter: OA features will be disabled in this session..

ERROR (ABS-1056): Cell pllclk: unable to verify abstract view in target place-and-route system. Please refer to the place-and-route system's log file in .abstract/verify for more information.

I use SOC 6.2 Encounter for auto PR. I wonder how to troubleshoot above errors. In addition, the generated LEF file is empty.
Parents

  • I figured out the errors coming from the incompatibility between Abstract Generator and SOC 6.2 Encounter. Therefore, I installed the SOC 7.1. When I went through the tutorial project pllclk in Abstract Generator User Guide, there are no errors in verify stage. However, the Abstract Generator runs forever in the verify stage for my own AMIS std lib test design. It seems the abstract file can not be processed, but there is no any errors in the Abstract stage. Thank you for any comments. The log file is

    LOG (ABS-1420): Starting @(#)$CDS: ui version 5.1.0 01/08/2009 01:49 (cicln04) $, sub-version 5.10.41.500.6.130, on Linux 2.4.9-e.57enterprise

    *WARNING* '/home/zhaozhou/AMIS/cds.lib', Line 10: Skipping: 'libs/smi_io_test2'

    INFO (ABS-100): Library stdcell opening /home/zhaozhou/AMIS/stdcell

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via symbolic) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via symbolic) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaN layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaN layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaS layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaS layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaE layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaE layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaW layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaW layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2 symbolic) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2 symbolic) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2N layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2N layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2S layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2S layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2E layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2E layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2W layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2W layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    LOG (ABS-212): Verifying Technology Data

    WARNING (ABS-252): Cannot create layer-purpose pair (DIF, boundary) in the technology file. Check that you have permission to write to the technology file.

    INFO (ABS-254): Cannot save technology file. Check that you have permission to write to the technology file.

    INFO (ABS-232): Layer summary: 3 metal layer(s), 2 via layer(s), 1 poly layer(s), and 1 diff layer(s) found

    INFO (ABS-234): Via summary: 13 default via(s) and 0 non-default via(s) found

    INFO (ABS-104): Library stdcell no options loaded

    INFO (ABS-103): Library stdcell loading options from /home/zhaozhou/AMIS/stdcell/.abstract.options

    INFO (ABS-105): Library stdcell loading messages from /home/zhaozhou/AMIS/stdcell/.abstract.messages

    INFO (ABS-101): Library stdcell loading 5 cells

    INFO (ABS-102): Library stdcell loaded 5 cells

    INFO (ABS-108): Library stdcell opened

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    LOG (ABS-1300): Cell inverter: step Pins started

    INFO (ABS-514): Cell inverter: prBoundary successfully created.

    INFO (ABS-501): Cell inverter: 4 existing terminals, no pins will be added

    LOG (ABS-1301): Cell inverter: step Pins finished

    Loading SKILL PCell files from:

    /cad/cds/AMIS/ami500hakx/lib/amis500cx/physical/dfii/amis500cxatxx/Rev2.8/epm/layout/../../skill

    loading: Amis500cxatxx_AmisRpcBuildMetal1Res.ile

    loading: Amis500cxatxx_AmisRpcBuildNDiffRes.ile

    loading: Amis500cxatxx_AmisRpcBuildNWellRndCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildP1P2GateCap.ile

    loading: Amis500cxatxx_AmisRpcBuildGatePath.ile

    loading: Amis500cxatxx_AmisRpcBuildExtDrainNmos.ile

    loading: Amis500cxatxx_AmisRpcBuildMosPPCap.ile

    loading: Amis500cxatxx_AmisRpcMetalResSqrCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildContacts.ile

    loading: Amis500cxatxx_AmisRpcGetInterdigPoints.ile

    loading: Amis500cxatxx_AmisRpcBuildLowVoltageLayer.ile

    loading: Amis500cxatxx_AmisRpcMosTran.ile

    loading: Amis500cxatxx_AmisRpcOrderMOSObjects.ile

    loading: Amis500cxatxx_AmisRpcBuildPmosLayers.ile

    loading: Amis500cxatxx_AmisRpcBuildHiPolySqrCorner.ile

    loading: Amis500cxatxx_AmisRpcCapCB.ile

    loading: Amis500cxatxx_AmisRpcBuildMetalRes.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly2RndCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildNDiffRndCorner.ile

    loading: Amis500cxatxx_AmisRpcAddGuardringToRes.ile

    loading: Amis500cxatxx_AmisRpcBuildNDiffSegmented.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly1Segmented.ile

    loading: Amis500cxatxx_AmisRpcExtMosTran.ile

    loading: Amis500cxatxx_AmisRpcBuildNWellSegmented.ile

    loading: Amis500cxatxx_AmisRpcBuildContactPath.ile

    loading: Amis500cxatxx_AmisRpcBuildNWellSqrCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildNetMarker.ile

    loading: Amis500cxatxx_AmisRpcBuildMosPPCapArray.ile

    loading: Amis500cxatxx_AmisRpcBuildNWellRes.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly1RndCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildHiPolyRndCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildExtSource.ile

    loading: Amis500cxatxx_AmisRpcAddM2StrapToGBar.ile

    loading: Amis500cxatxx_AmisRpcBuildExtPolyConn.ile

    loading: Amis500cxatxx_AmisRpcBuildHiPolyRes.ile

    loading: Amis500cxatxx_AmisRpcAddChopHole.ile

    loading: Amis500cxatxx_AmisRpcBuildExtDrainPmos.ile

    loading: Amis500cxatxx_AmisRpcBuildMosGBar.ile

    loading: Amis500cxatxx_AmisRpcBuildGateCap.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly2Segmented.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly2SqrCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildExtGuardbar.ile

    loading: Amis500cxatxx_AmisRpcFixModelName.ile

    loading: Amis500cxatxx_AmisRpcCapStretch.ile

    loading: Amis500cxatxx_AmisRpcLoadAssocTable.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly1Res.ile

    loading: Amis500cxatxx_AmisRpcBuildProbe.ile

    loading: Amis500cxatxx_AmisRpcGeomFunc.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly1SqrCorner.ile

    loading: Amis500cxatxx_AmisRpcGetResType.ile

    loading: Amis500cxatxx_AmisRpcBuildMetal2Res.ile

    loading: Amis500cxatxx_AmisRpcBuildHiPolySegmented.ile

    loading: Amis500cxatxx_AmisRpcMakePlateConns.ile

    loading: Amis500cxatxx_AmisRpcBuildSrcDrn.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly2Res.ile

    loading: Amis500cxatxx_AmisRpcBuildNDiffSqrCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildExtGate.ile

    loading: Amis500cxatxx_AmisRpcPlaceSegConns.ile

    loading: Amis500cxatxx_AmisRpcPlaceStraps.ile

    loading: Amis500cxatxx_AmisRpcBuildPDiffRes.ile

    loading: Amis500cxatxx_AmisRpcCalculatePathPts.ile

    loading: Amis500cxatxx_AmisRpcBuildMetal3Res.ile

    Loading SKILL files completed.

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    LOG (ABS-1300): Cell inverter: step Extract started

    INFO (ABS-602): Cell inverter: extracting 4 nets

    INFO (ABS-605): Cell inverter: using preset pins on net Z, 1 of 4

    INFO (ABS-605): Cell inverter: using preset pins on net A, 2 of 4

    INFO (ABS-604): Cell inverter: extracting net vdd!, 3 of 4

    INFO (ABS-604): Cell inverter: extracting net vss!, 4 of 4

    LOG (ABS-1301): Cell inverter: step Extract finished

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    LOG (ABS-1300): Cell inverter: step Abstract started

    INFO (ABS-904): Cell inverter: overlap layer created

    INFO (ABS-1425): Generating cover blockages for layer M1

    INFO (ABS-1425): Generating cover blockages for layer M2

    INFO (ABS-1425): Generating cover blockages for layer M3

    LOG (ABS-1301): Cell inverter: step Abstract finished

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    LOG (ABS-1300): Cell inverter: step Verify started

    *WARNING* Could not locate rgb.txt file in /usr/lib/X11

    *WARNING* This file is required for color operations with the non-graphical

    *WARNING* X server and many WARNING messages may follow this one!

    Xlib: extension "Generic Event Extension" missing on display "backup:500.1".

    COPYRIGHT © 1992-2008 CADENCE DESIGN SYSTEMS INC. ALL RIGHTS RESERVED.

    © 1992-2008 UNIX SYSTEMS Laboratories INC.,

    Reproduced with permission.

     

    This Cadence Design Systems program and online documentation are

    proprietary/confidential information and may be disclosed/used only

    as authorized in a license agreement controlling such use and disclosure.

     

    RESTRICTED RIGHTS NOTICE (SHORT FORM)

    Use/reproduction/disclosure is subject to restriction

    set forth at FAR 1252.227-19 or its equivalent.

    *WARNING* X-Colormap overflow.

    *WARNING* Colors edfiCo41, edfiCo65, edfiCo73, edfiCo74, edfiCo83, edfiCo85, edfiCo92, edfiCo96, edfiCo106, edfiCo109, edfiCo124, edfiCo136, edfiCo139, silverB, pinkB, orangeB, purpleB, greenB, brownB, blueB, goldB, winColor5B, and joy1 are not defined.

    Please exit some of applications to free color cells from X-Colormap

    or increase layer pool size by "setenv CDS_LAYER_POOL_SIZE n".

    *Error* ilGetInt: arg must be fixnum - nil

    Loading FLutil.cxt

    *WARNING* '/home/zhaozhou/AMIS/cds.lib', Line 10: Skipping: 'libs/smi_io_test2'

    LEFOUT: beginning output...

     

    ********************************************************************************

    Product : Virtuoso(R) LEF Out

    Program : lefdef version 5.1.0 Thu Jan 8 01:52:44 PST 2009 (cicln04)

    SubVersion: sub-version 5.10.41.500.6.130

    Started at: 08-Sep-2009 15:53:59

    User Name : zhaozhou

    Host Name : backup

    Directory : /home/zhaozhou/AMIS

    CADENCE Design Systems, Inc.

    ********************************************************************************

    LEFOUT: Generating list of valid layers...

    Layers are successfully generated

Reply

  • I figured out the errors coming from the incompatibility between Abstract Generator and SOC 6.2 Encounter. Therefore, I installed the SOC 7.1. When I went through the tutorial project pllclk in Abstract Generator User Guide, there are no errors in verify stage. However, the Abstract Generator runs forever in the verify stage for my own AMIS std lib test design. It seems the abstract file can not be processed, but there is no any errors in the Abstract stage. Thank you for any comments. The log file is

    LOG (ABS-1420): Starting @(#)$CDS: ui version 5.1.0 01/08/2009 01:49 (cicln04) $, sub-version 5.10.41.500.6.130, on Linux 2.4.9-e.57enterprise

    *WARNING* '/home/zhaozhou/AMIS/cds.lib', Line 10: Skipping: 'libs/smi_io_test2'

    INFO (ABS-100): Library stdcell opening /home/zhaozhou/AMIS/stdcell

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via symbolic) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via symbolic) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaN layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaN layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaS layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaS layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaE layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaE layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaW layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (viaW layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2 symbolic) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2 symbolic) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2N layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2N layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2S layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2S layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2E layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2E layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2W layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    *WARNING* invalid cell view -- 0(unknown)

    *WARNING* dbOpenCellViewByType: Failed to open cellView (via2W layout) from lib (amis500cxakxx) in 'r' mode because cellview does not exist.

    LOG (ABS-212): Verifying Technology Data

    WARNING (ABS-252): Cannot create layer-purpose pair (DIF, boundary) in the technology file. Check that you have permission to write to the technology file.

    INFO (ABS-254): Cannot save technology file. Check that you have permission to write to the technology file.

    INFO (ABS-232): Layer summary: 3 metal layer(s), 2 via layer(s), 1 poly layer(s), and 1 diff layer(s) found

    INFO (ABS-234): Via summary: 13 default via(s) and 0 non-default via(s) found

    INFO (ABS-104): Library stdcell no options loaded

    INFO (ABS-103): Library stdcell loading options from /home/zhaozhou/AMIS/stdcell/.abstract.options

    INFO (ABS-105): Library stdcell loading messages from /home/zhaozhou/AMIS/stdcell/.abstract.messages

    INFO (ABS-101): Library stdcell loading 5 cells

    INFO (ABS-102): Library stdcell loaded 5 cells

    INFO (ABS-108): Library stdcell opened

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    LOG (ABS-1300): Cell inverter: step Pins started

    INFO (ABS-514): Cell inverter: prBoundary successfully created.

    INFO (ABS-501): Cell inverter: 4 existing terminals, no pins will be added

    LOG (ABS-1301): Cell inverter: step Pins finished

    Loading SKILL PCell files from:

    /cad/cds/AMIS/ami500hakx/lib/amis500cx/physical/dfii/amis500cxatxx/Rev2.8/epm/layout/../../skill

    loading: Amis500cxatxx_AmisRpcBuildMetal1Res.ile

    loading: Amis500cxatxx_AmisRpcBuildNDiffRes.ile

    loading: Amis500cxatxx_AmisRpcBuildNWellRndCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildP1P2GateCap.ile

    loading: Amis500cxatxx_AmisRpcBuildGatePath.ile

    loading: Amis500cxatxx_AmisRpcBuildExtDrainNmos.ile

    loading: Amis500cxatxx_AmisRpcBuildMosPPCap.ile

    loading: Amis500cxatxx_AmisRpcMetalResSqrCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildContacts.ile

    loading: Amis500cxatxx_AmisRpcGetInterdigPoints.ile

    loading: Amis500cxatxx_AmisRpcBuildLowVoltageLayer.ile

    loading: Amis500cxatxx_AmisRpcMosTran.ile

    loading: Amis500cxatxx_AmisRpcOrderMOSObjects.ile

    loading: Amis500cxatxx_AmisRpcBuildPmosLayers.ile

    loading: Amis500cxatxx_AmisRpcBuildHiPolySqrCorner.ile

    loading: Amis500cxatxx_AmisRpcCapCB.ile

    loading: Amis500cxatxx_AmisRpcBuildMetalRes.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly2RndCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildNDiffRndCorner.ile

    loading: Amis500cxatxx_AmisRpcAddGuardringToRes.ile

    loading: Amis500cxatxx_AmisRpcBuildNDiffSegmented.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly1Segmented.ile

    loading: Amis500cxatxx_AmisRpcExtMosTran.ile

    loading: Amis500cxatxx_AmisRpcBuildNWellSegmented.ile

    loading: Amis500cxatxx_AmisRpcBuildContactPath.ile

    loading: Amis500cxatxx_AmisRpcBuildNWellSqrCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildNetMarker.ile

    loading: Amis500cxatxx_AmisRpcBuildMosPPCapArray.ile

    loading: Amis500cxatxx_AmisRpcBuildNWellRes.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly1RndCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildHiPolyRndCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildExtSource.ile

    loading: Amis500cxatxx_AmisRpcAddM2StrapToGBar.ile

    loading: Amis500cxatxx_AmisRpcBuildExtPolyConn.ile

    loading: Amis500cxatxx_AmisRpcBuildHiPolyRes.ile

    loading: Amis500cxatxx_AmisRpcAddChopHole.ile

    loading: Amis500cxatxx_AmisRpcBuildExtDrainPmos.ile

    loading: Amis500cxatxx_AmisRpcBuildMosGBar.ile

    loading: Amis500cxatxx_AmisRpcBuildGateCap.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly2Segmented.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly2SqrCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildExtGuardbar.ile

    loading: Amis500cxatxx_AmisRpcFixModelName.ile

    loading: Amis500cxatxx_AmisRpcCapStretch.ile

    loading: Amis500cxatxx_AmisRpcLoadAssocTable.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly1Res.ile

    loading: Amis500cxatxx_AmisRpcBuildProbe.ile

    loading: Amis500cxatxx_AmisRpcGeomFunc.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly1SqrCorner.ile

    loading: Amis500cxatxx_AmisRpcGetResType.ile

    loading: Amis500cxatxx_AmisRpcBuildMetal2Res.ile

    loading: Amis500cxatxx_AmisRpcBuildHiPolySegmented.ile

    loading: Amis500cxatxx_AmisRpcMakePlateConns.ile

    loading: Amis500cxatxx_AmisRpcBuildSrcDrn.ile

    loading: Amis500cxatxx_AmisRpcBuildPoly2Res.ile

    loading: Amis500cxatxx_AmisRpcBuildNDiffSqrCorner.ile

    loading: Amis500cxatxx_AmisRpcBuildExtGate.ile

    loading: Amis500cxatxx_AmisRpcPlaceSegConns.ile

    loading: Amis500cxatxx_AmisRpcPlaceStraps.ile

    loading: Amis500cxatxx_AmisRpcBuildPDiffRes.ile

    loading: Amis500cxatxx_AmisRpcCalculatePathPts.ile

    loading: Amis500cxatxx_AmisRpcBuildMetal3Res.ile

    Loading SKILL files completed.

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    LOG (ABS-1300): Cell inverter: step Extract started

    INFO (ABS-602): Cell inverter: extracting 4 nets

    INFO (ABS-605): Cell inverter: using preset pins on net Z, 1 of 4

    INFO (ABS-605): Cell inverter: using preset pins on net A, 2 of 4

    INFO (ABS-604): Cell inverter: extracting net vdd!, 3 of 4

    INFO (ABS-604): Cell inverter: extracting net vss!, 4 of 4

    LOG (ABS-1301): Cell inverter: step Extract finished

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    LOG (ABS-1300): Cell inverter: step Abstract started

    INFO (ABS-904): Cell inverter: overlap layer created

    INFO (ABS-1425): Generating cover blockages for layer M1

    INFO (ABS-1425): Generating cover blockages for layer M2

    INFO (ABS-1425): Generating cover blockages for layer M3

    LOG (ABS-1301): Cell inverter: step Abstract finished

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    INFO (ABS-110): Library stdcell saving existing options file to /home/zhaozhou/AMIS/stdcell/.abstract.options.prev

    INFO (ABS-112): Library stdcell saving options to file /home/zhaozhou/AMIS/stdcell/.abstract.options

    LOG (ABS-1300): Cell inverter: step Verify started

    *WARNING* Could not locate rgb.txt file in /usr/lib/X11

    *WARNING* This file is required for color operations with the non-graphical

    *WARNING* X server and many WARNING messages may follow this one!

    Xlib: extension "Generic Event Extension" missing on display "backup:500.1".

    COPYRIGHT © 1992-2008 CADENCE DESIGN SYSTEMS INC. ALL RIGHTS RESERVED.

    © 1992-2008 UNIX SYSTEMS Laboratories INC.,

    Reproduced with permission.

     

    This Cadence Design Systems program and online documentation are

    proprietary/confidential information and may be disclosed/used only

    as authorized in a license agreement controlling such use and disclosure.

     

    RESTRICTED RIGHTS NOTICE (SHORT FORM)

    Use/reproduction/disclosure is subject to restriction

    set forth at FAR 1252.227-19 or its equivalent.

    *WARNING* X-Colormap overflow.

    *WARNING* Colors edfiCo41, edfiCo65, edfiCo73, edfiCo74, edfiCo83, edfiCo85, edfiCo92, edfiCo96, edfiCo106, edfiCo109, edfiCo124, edfiCo136, edfiCo139, silverB, pinkB, orangeB, purpleB, greenB, brownB, blueB, goldB, winColor5B, and joy1 are not defined.

    Please exit some of applications to free color cells from X-Colormap

    or increase layer pool size by "setenv CDS_LAYER_POOL_SIZE n".

    *Error* ilGetInt: arg must be fixnum - nil

    Loading FLutil.cxt

    *WARNING* '/home/zhaozhou/AMIS/cds.lib', Line 10: Skipping: 'libs/smi_io_test2'

    LEFOUT: beginning output...

     

    ********************************************************************************

    Product : Virtuoso(R) LEF Out

    Program : lefdef version 5.1.0 Thu Jan 8 01:52:44 PST 2009 (cicln04)

    SubVersion: sub-version 5.10.41.500.6.130

    Started at: 08-Sep-2009 15:53:59

    User Name : zhaozhou

    Host Name : backup

    Directory : /home/zhaozhou/AMIS

    CADENCE Design Systems, Inc.

    ********************************************************************************

    LEFOUT: Generating list of valid layers...

    Layers are successfully generated

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.