• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. bottomup flow,how to make submodule ring and stripe can...

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 92
  • Views 4092
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

bottomup flow,how to make submodule ring and stripe can been see in top module

verysmart
verysmart over 15 years ago

in a bottomup design flow , there is a submodule,it has its own power ring and stripe,

when load the submodule to top level,   how to make toplevel  know the  submodule's ring and stripe, so when do Sroute,  top level row and stripe will hook up the subblock ring and stripe correctly.

  the submodule designed by FLAT  Encounter flow with a speical digital library,  it has IO row, POWR ring/stripe and core row.

right now I use lef2oa and oa2lef, I can see VDD and VSS pin,but I cannot see the RING and Stripe definition. 

can somebody show me how to do this

 

  

  

 

  • encounter_ring1.JPG
  • View
  • Hide
  • Cancel
Parents
  • KVBABU
    KVBABU over 15 years ago

    Hi

    After performing place and route for a block level design, extract a lef for that design using lefOut - command  .

    Ex:  lefOut -stripePin -PGpinLayers block_top_routing_layer  -specifyTopLayer  block_top_routing_layer  -5.6  outputfilename.lef

     

    Use this lef in top level flow along with technolgy lef & physical lef . Then you will get power grid information and it is vissible when you turn on instance pin. The tool will acees the same info while doing top level information.

     

    Regards,

    KVB 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • KVBABU
    KVBABU over 15 years ago

    Hi

    After performing place and route for a block level design, extract a lef for that design using lefOut - command  .

    Ex:  lefOut -stripePin -PGpinLayers block_top_routing_layer  -specifyTopLayer  block_top_routing_layer  -5.6  outputfilename.lef

     

    Use this lef in top level flow along with technolgy lef & physical lef . Then you will get power grid information and it is vissible when you turn on instance pin. The tool will acees the same info while doing top level information.

     

    Regards,

    KVB 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information