Stats

  • Locked Locked
  • Replies 3
  • Subscribers 91
  • Views 13480
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is it possible to write out a wireload model from encounter?

gops
Can any body please tell me whether it’s possible to write out a wireload model from encounter based on the lef and ict files I have provided into encounter database so that I can use the same in RTL compiler while synthesizing? (I don’t have an RC400 license currently to do physical)
Parents
  • grasshopper

    Hi gops,

    I believe you want to pose this question to the logic design forum. The long and short of it is that neither RC nor EDI recode state machines. Ultimately, this is a dangerous proposition since it could break testbenches and certainly affect formal verification. The goal is for the RTL to mimic what the netlist should be. Any reason not to gray encoude upfront in the RTL ?

    gh-

Reply
  • grasshopper

    Hi gops,

    I believe you want to pose this question to the logic design forum. The long and short of it is that neither RC nor EDI recode state machines. Ultimately, this is a dangerous proposition since it could break testbenches and certainly affect formal verification. The goal is for the RTL to mimic what the netlist should be. Any reason not to gray encoude upfront in the RTL ?

    gh-

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.