• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Reg static and dynamic Power Analysis

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 92
  • Views 17098
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reg static and dynamic Power Analysis

Music
Music over 15 years ago

Hi...

I would like to knwo the steps included in finding out Static and dynamic Power analysis in SoC Encounter 8.1

I have a design.v, design_synth.v, .lib file, .lef file, .sdf file .So please let me know how to get the power .. include the steps plz...

how can i view(from GUI) my IO pads on the chip... i also included .io file when i import my design.
 
  • Cancel
Parents
  • Music
    Music over 15 years ago

     Ya i read the user guide 8.1 but i dnt know how to generate .vvcd file in cadence encounter /rtl compiler. Can you help me in generating .vcd file. I think if i have a .vcd file i will get my whole power analysis.

     

    i have a file naming design.io thats for my design naming all the pin locations like east west..e tc i loaded it when i imported my design at  IO assignment file. So if i import my io file i should be physically be able to seeri8 ?but i am nt able tosee it andi dnt have any errors or warnings when i import my design including all .lib , lef, .sdf, synthesied verilog file,top cell.

    So can you say me where i am going wrong ?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Music
    Music over 15 years ago

     Ya i read the user guide 8.1 but i dnt know how to generate .vvcd file in cadence encounter /rtl compiler. Can you help me in generating .vcd file. I think if i have a .vcd file i will get my whole power analysis.

     

    i have a file naming design.io thats for my design naming all the pin locations like east west..e tc i loaded it when i imported my design at  IO assignment file. So if i import my io file i should be physically be able to seeri8 ?but i am nt able tosee it andi dnt have any errors or warnings when i import my design including all .lib , lef, .sdf, synthesied verilog file,top cell.

    So can you say me where i am going wrong ?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information