Stats

  • Locked Locked
  • Replies 9
  • Subscribers 92
  • Views 17098
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reg static and dynamic Power Analysis

Music

Hi...

I would like to knwo the steps included in finding out Static and dynamic Power analysis in SoC Encounter 8.1

I have a design.v, design_synth.v, .lib file, .lef file, .sdf file .So please let me know how to get the power .. include the steps plz...

how can i view(from GUI) my IO pads on the chip... i also included .io file when i import my design.
 
Parents

  • Unfortunately, I have no experience with VCD files, but I know they are not created in Encounter. One is not required for power analysis - you can do a vectorless analysis, but if you still want to use a VCD file, I would suggest posting the question in the Logic Design forum.

    For your IOs - is this a chip or a block? Meaning, are you talking about actual IO pad cells, or IO pins? I'm guessing you've already zoomed in really close to make sure they're just not too small to show up when the whole design is fit to the Encounter window. Another thing to try is use the Design Browser to find one of your IO cells and select it, then hit Q to bring up the attributes form. Then you can see what coordinates the cell is placed at, and go to those coordinates for a look. Also try turning on all the objects and looking at the design in all 3 modes - floorplan, amoeba, and physical. This is a hard one to diagnose without having your design in front of me, but hopefully some of these suggestions will help.

Reply

  • Unfortunately, I have no experience with VCD files, but I know they are not created in Encounter. One is not required for power analysis - you can do a vectorless analysis, but if you still want to use a VCD file, I would suggest posting the question in the Logic Design forum.

    For your IOs - is this a chip or a block? Meaning, are you talking about actual IO pad cells, or IO pins? I'm guessing you've already zoomed in really close to make sure they're just not too small to show up when the whole design is fit to the Encounter window. Another thing to try is use the Design Browser to find one of your IO cells and select it, then hit Q to bring up the attributes form. Then you can see what coordinates the cell is placed at, and go to those coordinates for a look. Also try turning on all the objects and looking at the design in all 3 modes - floorplan, amoeba, and physical. This is a hard one to diagnose without having your design in front of me, but hopefully some of these suggestions will help.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.