• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Reg static and dynamic Power Analysis

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 92
  • Views 17098
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reg static and dynamic Power Analysis

Music
Music over 15 years ago

Hi...

I would like to knwo the steps included in finding out Static and dynamic Power analysis in SoC Encounter 8.1

I have a design.v, design_synth.v, .lib file, .lef file, .sdf file .So please let me know how to get the power .. include the steps plz...

how can i view(from GUI) my IO pads on the chip... i also included .io file when i import my design.
 
  • Cancel
Parents
  • Music
    Music over 15 years ago

     Hi..

      Thanks for your reply. I dnt have NCSIM . So is there any more chance for me to generate vcd file with modelsim/xilinx .. And i also need osme help in generating Power grid librarry i.e .cl file. Do you know hoew to generate ./ i saw the user guide but there was nothing regarding .cl file generation ? so if u can help me i will be really lucky. And comming to io pads, i dnt have my io pads in my netlist. So if u can say me how to include in the net list i would be really happy. With a small example for a 4 bit adder. or any other simple .verilog code.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Music
    Music over 15 years ago

     Hi..

      Thanks for your reply. I dnt have NCSIM . So is there any more chance for me to generate vcd file with modelsim/xilinx .. And i also need osme help in generating Power grid librarry i.e .cl file. Do you know hoew to generate ./ i saw the user guide but there was nothing regarding .cl file generation ? so if u can help me i will be really lucky. And comming to io pads, i dnt have my io pads in my netlist. So if u can say me how to include in the net list i would be really happy. With a small example for a 4 bit adder. or any other simple .verilog code.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information