Stats

  • Locked Locked
  • Replies 5
  • Subscribers 91
  • Views 17659
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Installing TSMC libraries in Cadence IC 6.1.3

archive

 Hi,

 

I have recently downloaded and unzipped a set of TSMC standard cell libraries.

The extracted libraries appears to be in the .db and .lib format. Is this a format than can be directly used by the IC 6.1.3 or needs some short of convertion (using Vulcan or Skill scripts)

 

Best Regards

Nik

Parents

  •  Hi Nik,

     

     TSMC may have a composer toolkit for the library, it usually has to be requested directly from them. It is a "com" tar ball, short for composer.  It comes with symbol, Verilog and maybe schematic views. I seen problems where there were inconstancy between schematic and  Verilog views so do cross view checks.

    If you have to, You can try to read the Verilog files to generate schematic and symbol views, but they may not look the way you want. It may be possible to import the spice of the cells to create schematics.

     As for the layout views, you should be able to create a library using the technology file in the backend /lef/*/techfiles then import the gds. If you need a layer map file, there should be a script to generate one depending on the number of layers.

    If you need abstract abstract views, import the lef files to create them. Allow the technology to be updated when you import the lef.

    Good luck, I hope TSMC has the Composer package for your library.

     Regards,

     Tom Belpasso

     Integrated-Vision.com

Reply

  •  Hi Nik,

     

     TSMC may have a composer toolkit for the library, it usually has to be requested directly from them. It is a "com" tar ball, short for composer.  It comes with symbol, Verilog and maybe schematic views. I seen problems where there were inconstancy between schematic and  Verilog views so do cross view checks.

    If you have to, You can try to read the Verilog files to generate schematic and symbol views, but they may not look the way you want. It may be possible to import the spice of the cells to create schematics.

     As for the layout views, you should be able to create a library using the technology file in the backend /lef/*/techfiles then import the gds. If you need a layer map file, there should be a script to generate one depending on the number of layers.

    If you need abstract abstract views, import the lef files to create them. Allow the technology to be updated when you import the lef.

    Good luck, I hope TSMC has the Composer package for your library.

     Regards,

     Tom Belpasso

     Integrated-Vision.com

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.