• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Is sign off LVS check neccessary for Encounter based Pn...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 91
  • Views 13852
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is sign off LVS check neccessary for Encounter based PnR

Greatrebel
Greatrebel over 15 years ago

 Hi All,

 I would like to ask whether sign off LVS by tools like Assura and Calibre is really neccessary for Encounter based PnR. Because the layout and schematic are all from the layout generated by Encounter. I think ideally they should be same, not like the custom layout design where the schematic and layout are generated seperately by different engineers. And also Encounter does have some basic connectivity check, sign off LVS seems like not that important. Am I right? 

 

Thank you very much

 

 

  • Cancel
Parents
  • Kari
    Kari over 15 years ago

    I can't stress this enough, you should ALWAYS ALWAYS ALWAYS run signoff DRC and LVS.

    Verify Connectivity is great for finding obvious issues before you go to signoff LVS, but Encounter does not have the full layout, only the metal layers. You can't tape out a design that has not been fully verified. Also, many foundries will run their own DRC before they fab your chip, so if for some reason there was something you didn't see in your own signoff DRC, that serves as a double-check. But it's rare for a foundry to run LVS, so there is no double-check here. YOU MUST RUN SIGNOFF LVS or you are just asking for trouble. :-)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kari
    Kari over 15 years ago

    I can't stress this enough, you should ALWAYS ALWAYS ALWAYS run signoff DRC and LVS.

    Verify Connectivity is great for finding obvious issues before you go to signoff LVS, but Encounter does not have the full layout, only the metal layers. You can't tape out a design that has not been fully verified. Also, many foundries will run their own DRC before they fab your chip, so if for some reason there was something you didn't see in your own signoff DRC, that serves as a double-check. But it's rare for a foundry to run LVS, so there is no double-check here. YOU MUST RUN SIGNOFF LVS or you are just asking for trouble. :-)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information