• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. How ClkGroups are identified from sdc during cts spec file...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 90
  • Views 14737
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How ClkGroups are identified from sdc during cts spec file creation?

Rajesh Vembu
Rajesh Vembu over 15 years ago

Automatic clock tree specification file generation using encounter could result in some ClkGroup definitions.

It would be great if someone can throw some light on how ClkGroups are identified by tool. Are there any specific sdc constructs that influences the grouping??

  • Cancel
Parents
  • Nataraja G
    Nataraja G over 15 years ago
    hey rajesh

    try this

    a)
    create_clock -name CLK1 -period 5.0 [get_ports clk1  clk2]

    b)
    create_clock -name CLK1 -period 5.0 [get_ports clk1  ]
    create_clock -name CLK2 -period 5.0 [get_ports clk2 ]

    in sdc file if u give a list of clk root pins for creating clock like in (a),
    these will be automatically grouped when u generate clock spec file .....

    the later (2) u have to group using

    ClkGroup
    +clk1
    +clk2


    try to see DTMF's SDC file u'll find clock list

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Nataraja G
    Nataraja G over 15 years ago
    hey rajesh

    try this

    a)
    create_clock -name CLK1 -period 5.0 [get_ports clk1  clk2]

    b)
    create_clock -name CLK1 -period 5.0 [get_ports clk1  ]
    create_clock -name CLK2 -period 5.0 [get_ports clk2 ]

    in sdc file if u give a list of clk root pins for creating clock like in (a),
    these will be automatically grouped when u generate clock spec file .....

    the later (2) u have to group using

    ClkGroup
    +clk1
    +clk2


    try to see DTMF's SDC file u'll find clock list

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information