• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Finding pins on side of the given cell

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 91
  • Views 14928
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Finding pins on side of the given cell

ssuhas
ssuhas over 14 years ago

Hi,

I just wanted to know how do we find the pins on each side of the given cell in SOCE.

 

Thanks

  • Cancel
Parents
  • BobD
    BobD over 14 years ago

    There's a TCL command called "estimatePtnChannel" that might be useful in this scenario. Would you have a chance to look at that and let us know how well it suits your needs?

    I seem to recall doing analysis of a design similar to what you're talking about. There was a bank of a dozen or so of the same hard macro instantiated in the design side-by-side. I kept running into routability problems and decided after a few iterations that it would be more efficient to estimate the required channel width by counting up the number of pins on the hard macro, and then estimating how many signals per micron I could fit in given the available tracks and power grid, and then determining how many microns the macros needed to be spaced out given this input.

    Does that sound similar to what you're seeking to accomplish?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • BobD
    BobD over 14 years ago

    There's a TCL command called "estimatePtnChannel" that might be useful in this scenario. Would you have a chance to look at that and let us know how well it suits your needs?

    I seem to recall doing analysis of a design similar to what you're talking about. There was a bank of a dozen or so of the same hard macro instantiated in the design side-by-side. I kept running into routability problems and decided after a few iterations that it would be more efficient to estimate the required channel width by counting up the number of pins on the hard macro, and then estimating how many signals per micron I could fit in given the available tracks and power grid, and then determining how many microns the macros needed to be spaced out given this input.

    Does that sound similar to what you're seeking to accomplish?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information