• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Danglling wires after LVS

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 92
  • Views 13435
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Danglling wires after LVS

ssuhas
ssuhas over 14 years ago

Hi,

For my block level design I am getting danglling wires after doing verify connectivity.

I am getting these errors at the end of all standard cell rails.

What is the reason for the error and how do we debug it?

 Thanks

  • Cancel
  • mikhail
    mikhail over 14 years ago

    What do you see on these markers?

    Is it opens? It can be caused by missing wires between rings/stripes and std cells rails.

    ssuhas said:
    What is the reason for the error and how do we debug it?

     

    Please attach a screenshot for one of violations. It will help to debug it.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • diablo
    diablo over 14 years ago

    do you have end cap cells at the end of core rows ? 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ssuhas
    ssuhas over 14 years ago

    No I dont have any end cap cells at the end of core rows.....

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • diablo
    diablo over 14 years ago

    I would suggest adding end cap cells at the end of core rows using

     addEndCap
    [-help]
    -preCap cellName
    -postCap cellName
    [-prefix prefixName]
    [-coreBoundaryOnly]
    [-flipY]
    [-powerDomain powerDomainName]
    [-area x1 y1 x2 y2]

    End-cap cells are preplaced physical-only cells that are required to meet certain design rules.
    They are placed at the ends of the site rows. 

    See if it fix your issue.  

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Kari
    Kari over 14 years ago

     For a block-level, you can probably ignore these. verConn is just telling you that these rails do not terminate at stripes, and depending on your design, that could be fine. (at the top-level, the rails will continue and end up terminating at stripes or a ring).

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information