Stats

  • Locked Locked
  • Replies 5
  • Subscribers 92
  • Views 13441
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Danglling wires after LVS

ssuhas

Hi,

For my block level design I am getting danglling wires after doing verify connectivity.

I am getting these errors at the end of all standard cell rails.

What is the reason for the error and how do we debug it?

 Thanks

Parents

  • I would suggest adding end cap cells at the end of core rows using

     addEndCap
    [-help]
    -preCap cellName
    -postCap cellName
    [-prefix prefixName]
    [-coreBoundaryOnly]
    [-flipY]
    [-powerDomain powerDomainName]
    [-area x1 y1 x2 y2]

    End-cap cells are preplaced physical-only cells that are required to meet certain design rules.
    They are placed at the ends of the site rows. 

    See if it fix your issue.  

Reply

  • I would suggest adding end cap cells at the end of core rows using

     addEndCap
    [-help]
    -preCap cellName
    -postCap cellName
    [-prefix prefixName]
    [-coreBoundaryOnly]
    [-flipY]
    [-powerDomain powerDomainName]
    [-area x1 y1 x2 y2]

    End-cap cells are preplaced physical-only cells that are required to meet certain design rules.
    They are placed at the ends of the site rows. 

    See if it fix your issue.  

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.