Stats

Locked Locked
Replies 5
Subscribers 91
Views 15965
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to do floorplanning for a flip chip

Can some one please share some doc or expalin to me how should I floorplan the IO cells for flipchip and what are the steps involved in flipchip design.Do I require any special tool for IO planning or can I do it in Encounter itself.

thanks in advance

gops

Parents

gops over 14 years ago

I have one more doubt regarding the query, Is SOC Encounter tool enough for IO planning and implementation of flip chips or do I need any more tools for IO planning using flip chips?
Cancel
Vote Up 0 Vote Down

Cancel

Reply

gops over 14 years ago

I have one more doubt regarding the query, Is SOC Encounter tool enough for IO planning and implementation of flip chips or do I need any more tools for IO planning using flip chips?
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.