Stats

  • Locked Locked
  • Replies 6
  • Subscribers 92
  • Views 4654
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

No connection between VSS/VDD pins and PW ring

archive

I defined power pins and using respective power pading cells. But when I use these commands to connect cell power pin to PW ring and PW ring to VSS and VDD pins, just connections of PW ring and power cell pins were done, no connections between PW ring and VSS/VDD pin (See picture) Somebody can answer me, thank in advance.

### ### first, declare vdd/gnd pin's for all std-cells ### globalNetConnect vdd -type pgpin -pin {vdd } -inst * -module {} globalNetConnect gnd -type pgpin -pin {gnd } -inst * -module {} ### declare 0/1 vhdl/verilog constants to be on vdd/gnd supplys globalNetConnect vdd -type tiehi -module {} globalNetConnect gnd -type tielo -module {} ### ### IO pads ### - All the instance names for the IO pads must have the "io_" prefix ### globalNetConnect vdd -type pgpin -pin {vdd } -inst io* -module {} -override globalNetConnect gnd -type pgpin -pin {gnd } -inst io* -module {} -override

Originally posted in cdnusers.org by thanhtung

  • Hi,

    I'm not really clear on your question. If you mean you don't see actual routes between the pwr/gnd IO pads and the pwr/gnd ring, then that's because globalNetConnect doesn't actually route the wires. (It just assigns the connectivity.) You need to use Route->Special Route and use the Pad Pins option. Is that your question?

    - Kari


    Originally posted in cdnusers.org by Kari

  • Hi, I have already corrected this error. Problem did not come from globalNetConnect command, there is a error in LEF file in property descriptions of power padding.

    Anyway thank for your help.


    Originally posted in cdnusers.org by thanhtung

  • Hello

    The above comments were very helpful. I have almost the same problem. In perspective, I load a design (in Encounter 5.2 version) and I try to connect the PG nets (for example, VDD and GND) to the pins of the standard cells of the library I am using. The result is that, after doing SRoute, Place, CTS and NanoRoute, the 'Verify Connectiviy' process shows that there are several opens in the special net VDD, therefore it has not at all been correctly routed.

    Could you please help? Thank you very much in advance

    SLTDesigner

     

  •  Hi,

     Can you give more details about the Verify Connectivity violations you're seeing? Maybe a picture?

     - Kari

  •  Hello,

    I have exactly the same connectivity problem. 

    Design Name: cordic
    Database Units: 1000
    Design Boundary: (0.0000, 0.0000) (1267.7200, 1267.7200)
    Error Limit = 1000; Warning Limit = 50
    Check all nets
    Net vdd: special open.
    Net gnd: special open.

    Begin Summary
        4 Problem(s) [200]: Special Wires: Pieces of the net are not connected together.
        4 total info(s) created.
    End Summary

     Are you sure that this error comes from LEF? Would you please propose me a solution? Thank you for your help  

  •  Again, a picture would really help. Depending on your design, it may or may not be a real issue.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.