Stats

Locked Locked
Replies 3
Subscribers 90
Views 13311
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how could FE extract coupled C when doing timeDesign?

Hi,All based a routed design,when i do timeDesign,FE extracts RC,below is a part of the log: Nr. Extracted Resistors : 1721541 Nr. Extracted Ground Cap. : 1821440 Nr. Extracted Coupling Cap. : 0 actually,it's not what I expected,i wanna coupling cap be expected. i try to setExtractRCMode -coupled true,it does not work,and after doing timeDesign,the -coupled is false when getExtractRCMode.. so ,could anyone help,thanks in advance.

Originally posted in cdnusers.org by yhu

Parents

archive over 17 years ago

To extract coupled cap. during time design, You need to enable -si option of timeDesign.

Originally posted in cdnusers.org by Devi
Cancel
Vote Up 0 Vote Down

Cancel

Reply

archive over 17 years ago

To extract coupled cap. during time design, You need to enable -si option of timeDesign.

Originally posted in cdnusers.org by Devi
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.