Stats

Locked Locked
Replies 14
Subscribers 90
Views 18327
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

long wire transition time issues

In my current design,some wires are quite long,look like over 3000ums,diriven by a buffer,fe does not report the net has transition violation.it should be a problem for the wires are so long.these pins/path are not constrained,could encounter fix this kind thing?if so,what should i do?

Originally posted in cdnusers.org by yhu

Parents

archive over 17 years ago

set_max_transition in sdc may solve this. If the transition on this net violates the max limit set, Ecounter sees this as violaton and may fix it during DRV Fix
Not sure :)

Originally posted in cdnusers.org by Devi
Cancel
Vote Up 0 Vote Down

Cancel

Reply

archive over 17 years ago

set_max_transition in sdc may solve this. If the transition on this net violates the max limit set, Ecounter sees this as violaton and may fix it during DRV Fix
Not sure :)

Originally posted in cdnusers.org by Devi
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.