Stats

Locked Locked
Replies 3
Subscribers 91
Views 13305
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Number of clock gated components

**ERROR: (ENCCK-216): The number of Clock Gated components is over 30001. It is not reasonable. Please update you clock specification

I am getting this error . When i am running CTS in scan mode .How to solve this issue .

Parents

wally1 over 14 years ago

Hi Shiva,
It is a hidden option. Do you really have over 30,000 clock gating components in your design or is there a problem with the clock tree constraints?
Cancel
Vote Up 0 Vote Down

Cancel

Reply

wally1 over 14 years ago

Hi Shiva,
It is a hidden option. Do you really have over 30,000 clock gating components in your design or is there a problem with the clock tree constraints?
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.