• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. timing ECO

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 91
  • Views 17960
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

timing ECO

nserww
nserww over 13 years ago

In netlist timing closure period, ASIC designers have to do a lot of timing ECOs 
according to timing violations report file. Timing ECO process is to fix setup or hold timing violations without changing RTL functions. 
It can be inserting buffers inverts or increasing/decreasing cells drive strength or duplicating the heavy fanout cells to off-load fanouts.
But the timing violations report file normally gives hundreds thousands of violated paths and manually fixing even one path takes long time. Making things more complicated is a lot of paths have a lot shared cells in sub-paths.

Does someone who can give me some suggestion or some script??

Thanks a lot! 

  • Cancel
Parents
  • Kari
    Kari over 13 years ago

    There's some kind of correlation issue going on. I don't use PT, so I'm sorry but I won't be much help there. You could leave the SDC constraints a bit tighter in EDI, to make up for the mismatch you're seeing in the end. It's not the ideal solution, but it should work or at least get you closer.

    You could report out the exact same path in EDI and PT, and compare the numbers line-by-line to try to figure out where the mismatch is happening. There may be some timing variables you could set in either or both tools to get a closer match. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kari
    Kari over 13 years ago

    There's some kind of correlation issue going on. I don't use PT, so I'm sorry but I won't be much help there. You could leave the SDC constraints a bit tighter in EDI, to make up for the mismatch you're seeing in the end. It's not the ideal solution, but it should work or at least get you closer.

    You could report out the exact same path in EDI and PT, and compare the numbers line-by-line to try to figure out where the mismatch is happening. There may be some timing variables you could set in either or both tools to get a closer match. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information