Stats

Locked Locked
Replies 8
Subscribers 93
Views 17929
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

TIE-HI and TIE_LO cells

vedamrit over 13 years ago

Can we use VDD and VSS in place of TIE-HI and TIE-LO cells as they are logically equal .

Regards

Amrit

Parents

selvam27 over 13 years ago

I tried this in 45nm and 130 nm ,direct connections of VDD/VSS instead of TIE-HI/TIE-LO is supported and it does't create any lvs issues
Cancel
Vote Up 0 Vote Down

Cancel

Reply

selvam27 over 13 years ago

I tried this in 45nm and 130 nm ,direct connections of VDD/VSS instead of TIE-HI/TIE-LO is supported and it does't create any lvs issues
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.