• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. clock tree synthesis for clock gating

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 93
  • Views 18112
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

clock tree synthesis for clock gating

quiet
quiet over 12 years ago

I use clock gating in my design, but it seems the clock tree synthesis only balances the clock to the clock gating cell but not to the leaf register.

I have checked the post-layout simulation results. The clock signals to the gating cell are well aligned. But the gated clock signals to the leaf register are not well aligned.

Is there any solutions to let the tool balance the clock tree passing through the clock gating cell?

Thanks.

  • Cancel
Parents
  • quiet
    quiet over 12 years ago

    I have a doubt about the clock gating.

    If the clock gating is used, the enable and data are actually bufferred by two different register. The enable is bufferred by the latch of the clock gating cell, and the data will be bufferred by the actual data register. But if the delay for the generated clock from gating cell to data register is large, the data maybe missed, since it should be sampled during the edge of clock, but now the clock is delayed for a certain time. Then how does it work? Is my understanding right?

    Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • quiet
    quiet over 12 years ago

    I have a doubt about the clock gating.

    If the clock gating is used, the enable and data are actually bufferred by two different register. The enable is bufferred by the latch of the clock gating cell, and the data will be bufferred by the actual data register. But if the delay for the generated clock from gating cell to data register is large, the data maybe missed, since it should be sampled during the edge of clock, but now the clock is delayed for a certain time. Then how does it work? Is my understanding right?

    Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information