Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 14384
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to detect the clock glitch ?

phoenixson

Hi,All 

Now , there are two clock signal in the design, the two clocks and select signal are synchronous, but the phase between them is uncertain, then use the selecting signal 'SEL' to switch the two clock dynamically. So it is possible that some glitch will occur, I want to know how to detect or check the glitch in encouter timing system intead of functional verification ?

just like this :

CLK_MUX = SEL ? CLK_0 : CLK_1; 

 Thank You. 

Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.