Stats

Locked Locked
Replies 7
Subscribers 91
Views 16625
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Short violation

skow over 11 years ago

I did a verifyGeometry right after placeDesign -prePlaceOpt and had 1000 short violations.

The messages are : SHORT:

Special Wire of Net VSS & Pin of Cell U7178 ( M1 )
Bounds : ( 277.600, 31.035 ) ( 280.600, 31.365 )

SHORT: Special Via of Net VDD & Pin of Cell U35043 ( M1 )
Bounds : ( 348.000, 14.835 ) ( 351.000, 15.165 )

The display showed the short aligned with the power stripes; I did the previous short violation's suggestion to ensure VDD, VSS are properly set. The standard cell is provided by foundry so it should be fine. Is there anything else I missed?

Kari over 11 years ago

what layer is the power stripe? what layers are the std cell pins?
Cancel
Vote Up 0 Vote Down

Cancel
skow over 11 years ago

The power stripes(using special route to create for the standard cell tracks ) and cell pins use M1 Layer.
Cancel
Vote Up 0 Vote Down

Cancel
Kari over 11 years ago

i thought you meant vertical stripes, sounds like you might be talking about the rails. you'll need to post a picture.
Cancel
Vote Up 0 Vote Down

Cancel
skow over 11 years ago

Here is the display of short violations.
Cancel
Vote Up 0 Vote Down

Cancel
skow over 11 years ago

I have
set rda_Input(ui_pwrnet) {vdd}
set rda_Input(ui_gndnet) {vss}
set rda_Input(PIN:VDD:) {vdd}
set rda_Input(PIN:VSS:) {vss}
set rda_Input(TIEHI::) {vdd}
set rda_Input(TIELO::) {vss}
and it failed the same so I use
globalNetConnect VSS -type pgpin -pin VSS -all -override
globalNetConnect VDD -type pgpin -pin VDD -all -override cmd again before the placement then verify geometry. The short violations are gone. Why the .conf did not work?
Cancel
Vote Up 0 Vote Down

Cancel
Kari over 11 years ago

What are your pwr/gnd net names? Capital VDD/VSS or lower-case vdd/vss?
In the first case, you have lower-case. In the second, upper-case.
Cancel
Vote Up 0 Vote Down

Cancel
skow over 11 years ago

I used loadConfig for the first one(vdd, vss) and it did not resolve the short violations.
I restart SOC to use Import design to use *.globals which has VDD, VSS.
In the *.globals file only has set init_pwr_net {VDD} and set init_gnd_net {VSS} so I tried the globalNetConnect again. Is there a script to covert *.conf to *.globals so all the parameters can be set?
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.