• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. LVS Fails, after P&R extra pins in layout

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 91
  • Views 3392
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS Fails, after P&R extra pins in layout

PatriciaG
PatriciaG over 10 years ago

Hello all
 
When runing LVS with Calibre, it fails because the layout has more pins than the schematic. Digging into it, it turned out that when streaming in the gds file generated by encounter I got labels in the internal nets. If I remove those labels, then the issue is solved.
 
I wonder what should I setup to avoid those labels in the internal nets? I have been stearing at the streamout.map file, the cds2gds.map and the technology file, but can't find anything that ring any bell.
Finally, we used to work with IC51 and now we are working in IC61. Does that make any difference? 
 
Thanks!
Patricia 
 
 
  • Cancel
Parents
  • PatriciaG
    PatriciaG over 10 years ago

    This is the stream map file 

     

    ... 

    M1 NET 15 0

    M1 SPNET 15 0

    M1 VIA 15 0

    M1 PIN 15 0

    M1 LEFPIN 15 0

    M1 FILL 15 0

    M1 FILLOPC 15 0

    M1 LEFOBS 15 0

    M1 VIAFILL 15 0

    M1 VIAFILLOPC 15 0

    NAME M1/NET 15 20

    NAME M1/SPNET 15 20

    NAME M1/PIN 15 20

    NAME M1/LEFPIN 15 20

    ...

    COMP ALL 212 0

    DIEAREA ALL 212 0

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • PatriciaG
    PatriciaG over 10 years ago

    This is the stream map file 

     

    ... 

    M1 NET 15 0

    M1 SPNET 15 0

    M1 VIA 15 0

    M1 PIN 15 0

    M1 LEFPIN 15 0

    M1 FILL 15 0

    M1 FILLOPC 15 0

    M1 LEFOBS 15 0

    M1 VIAFILL 15 0

    M1 VIAFILLOPC 15 0

    NAME M1/NET 15 20

    NAME M1/SPNET 15 20

    NAME M1/PIN 15 20

    NAME M1/LEFPIN 15 20

    ...

    COMP ALL 212 0

    DIEAREA ALL 212 0

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information