• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Voltus power analysis

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 91
  • Views 15420
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Voltus power analysis

kenambo
kenambo over 8 years ago

Hi All,

        I have a whole design of test chip which has analog block as a hard macro. While trying to do power analysis of the whole design, I got an error for the included macro.

I think it is because of the input file required. It requires spice subcircuit file. Is this extracted netlist? or some other thing. Please clarify.


And the power pin for which I am going to analyze power is in Macro level only It is not connected to any top level pins. So is it possible to do power analysis for this macro in VOLTUS environment?

If it is possible How can I do this?

Thanks.

  • Cancel
Parents
  • kenambo
    kenambo over 8 years ago

    Hi Kari,

         Yeah I want to analyze it in test chip level not in macro level. The scenario is I want to analyze the macro which is embedded in the test chip level. So to do this I need spice subcircuit file right?

    My question is what does this spice subcircuit file stand for? Is it extracted spice netlist of the macro? or anything else? Hope my question is clear. I just need to make sure the input files to analyse the macro power grid.

    Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • kenambo
    kenambo over 8 years ago

    Hi Kari,

         Yeah I want to analyze it in test chip level not in macro level. The scenario is I want to analyze the macro which is embedded in the test chip level. So to do this I need spice subcircuit file right?

    My question is what does this spice subcircuit file stand for? Is it extracted spice netlist of the macro? or anything else? Hope my question is clear. I just need to make sure the input files to analyse the macro power grid.

    Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information