• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. constraints file

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 92
  • Views 15438
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

constraints file

Rahila
Rahila over 6 years ago

Could any one please help me how to find the post layout delay of a  full adder circuit?

I am working with digital cadence and when i try to get the post layout delay, the report is shown as  "NO CONSTRAINED TIMING PATHS FOUND"

  • Cancel
Parents
  • Edouardfr
    Edouardfr over 6 years ago

    1- Which command are you using?

    2- Is this specific path constrained in your SDC file?

    3- Did you try to use the -unconstrained option in your report_timing command?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Edouardfr
    Edouardfr over 6 years ago

    1- Which command are you using?

    2- Is this specific path constrained in your SDC file?

    3- Did you try to use the -unconstrained option in your report_timing command?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Rahila
    Rahila over 6 years ago in reply to Edouardfr

    im using the command report_timing to generate the post layout delay report... but the message is as i said..

    even the synthesis timing report says that  the design is unconstrained. since the design donot have a clk signal, what should be included in the constraints file?

    i didnt use the unconstrained  option in the command report_timing... could you please share how to use it?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Edouardfr
    Edouardfr over 6 years ago in reply to Rahila

    During synthesis, you can sue some commands like: set_max_delay , to constraint the delay between your input and outputs.

    For STA, try using the command: report_timing -unconstrained

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Rahila
    Rahila over 6 years ago in reply to Edouardfr

    ok sir.

    thank you.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information