Digital Implementation

Latest Posts

Discussion

all_fanin is returning a point when set to a variable

Category: Digital Implementation

By 0007

$usertype
•
updated over 15 years ago by A Netherton

6 replies • 15780 views
Discussion

Configure Physical Hierarchy and Virtuoso Floorplanner

Category: Digital Implementation

By corpMule

$usertype
•
started over 15 years ago

0 replies • 12760 views
Discussion

Transistor-Level STA solutions

Category: Digital Implementation

By Yemelya

$usertype
•
started over 15 years ago

0 replies • 13057 views
Discussion

How to make SoC Encounter export Verilog with added VDD/VSS pins

Category: Digital Implementation

By LogicWizard

$usertype
•
updated over 15 years ago by Vishnu Chada

2 replies • 1768 views
Discussion

Adding tie low cells on only requried pins

Category: Digital Implementation

By KVBABU

$usertype
•
started over 15 years ago

0 replies • 12964 views
Discussion

How to connect the pad cell to IO cells.

Category: Digital Implementation

By gops

$usertype
•
started over 15 years ago

0 replies • 13023 views
Discussion

Voltage Storm Sample Scripts

Category: Digital Implementation

By chetanbs77

$usertype
•
updated over 15 years ago by archive

1 replies • 12931 views
Discussion

Delete all buffers between IO ang register

Category: Digital Implementation

By spach

$usertype
•
updated over 15 years ago by BobD

5 replies • 17655 views
Discussion

how do i generate verilog netlist in virtuoso?

Category: Digital Implementation

By flyinmeteor

$usertype
•
updated over 15 years ago by flyinmeteor

3 replies • 14800 views
Discussion

cts on IO to reg paths

Category: Digital Implementation

By spach

$usertype
•
updated over 15 years ago by RajaK

1 replies • 12832 views
Discussion

filler cell addition

Category: Digital Implementation

By gops

$usertype
•
updated over 15 years ago by RajaK

1 replies • 12993 views
Discussion

create a new pin in Encounter

Category: Digital Implementation

By SINGI

$usertype
•
updated over 15 years ago by flyinmeteor

1 replies • 12851 views
Discussion

PKS retiming

Category: Digital Implementation

By comport

$usertype
•
updated over 15 years ago by grasshopper

1 replies • 13144 views
Discussion

missing vias in stacked power rings

Category: Digital Implementation

By MMode

$usertype
•
updated over 15 years ago by MMode

2 replies • 13803 views
Discussion

Unable to create IO power pad ring in SOC encounter

Category: Digital Implementation

By ASICengg

$usertype
•
updated over 15 years ago by wally1

1 replies • 13520 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.